Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020096764 A1
Publication typeApplication
Application numberUS 09/764,313
Publication dateJul 25, 2002
Filing dateJan 19, 2001
Priority dateOct 13, 2000
Also published asUS6452270
Publication number09764313, 764313, US 2002/0096764 A1, US 2002/096764 A1, US 20020096764 A1, US 20020096764A1, US 2002096764 A1, US 2002096764A1, US-A1-20020096764, US-A1-2002096764, US2002/0096764A1, US2002/096764A1, US20020096764 A1, US20020096764A1, US2002096764 A1, US2002096764A1
InventorsMin-Lung Huang
Original AssigneeMin-Lung Huang
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device having bump electrode
US 20020096764 A1
Abstract
A semiconductor device having bump electrodes mainly comprises a specialized under bump metallurgy (UBM) applied to a chip with copper contact pads. Typically, the chip comprises a substrate and at least one copper contact pad on the substrate. A passivation layer is formed over the substrate and has an opening positioned over the al least one copper contact pad. The UBM includes a titanium layer, a first copper layer, a nickel-vanadium layer and a second copper layer. The titanium layer forms a closed-loop surrounding the opening of the dielectric layer. The first copper layer is formed over the titanium layer and the opening of the dielectric layer such that the first copper layer directly contacts the copper contact pad. The nickel-vanadium layer is formed on the first copper layer and the second copper layer is formed on the nickel-vanadium layer. A metal bump is provided on the UBM over the copper contact pad thereby forming a bump electrode. The UBM of the present invention is characterized by using the titanium layer with a closed-loop shape as the adhesion layer to significantly increase the adhesion between the UBM and the passivation layer, and using the first copper layer, which is directly contacted with the copper contact pad, to provide a better electrical performance.
Images(5)
Previous page
Next page
Claims(9)
What is claimed is:
1. A semiconductor device having a bump electrode comprising:
a substrate having a copper contact pad;
a dielectric layer formed over the substrate, the dielectric layer having an opening positioned over the copper contact pad;
a titanium layer on the dielectric layer wherein the titanium layer forms a closed-loop surrounding the opening of the dielectric layer;
a first copper layer formed over the titanium layer and the opening of the dielectric layer such that the first copper layer directly contacts the copper contact pad;
a nickel-vanadium layer formed on the first copper layer;
a second copper layer formed on the nickel-vanadium layer; and
a metal bump provided on the second copper layer.
2. The semiconductor device as claimed in claim 1, wherein the dielectric layer is a passivation layer.
3. The semiconductor device as claimed in claim 1, wherein the metal bump is a gold bump.
4. The semiconductor device as claimed in claim 1, wherein the metal bump is a solder bump.
5. A semiconductor device having a bump electrode comprising:
a substrate having a copper contact pad;
a first dielectric layer formed over the substrate, the first dielectric layer having a first opening positioned over the copper contact pad;
a multi-layered lead having a first end portion connected to the copper contact pad through the first opening and a second end portion extending on the first dielectric layer;
the multi-layered lead including a first titanium layer on the first dielectric layer, a copper layer on the first titanium layer and a second titanium layer on the copper layer wherein the first titanium layer has a second opening corresponding to the first opening and the copper layer directly contacts the copper contact pad through the second opening and the first opening;
a second dielectric layer formed over the multi-layered lead and the first dielectric layer, the second dielectric layer having a blind-via formed corresponding to the second end portion of the multi-layered lead;
a conductive pad formed over the blind-via; and
a metal bump provided on the conductive pad.
6. The semiconductor device as claimed in claim 5, wherein the first dielectric layer is a passivation layer.
7. The semiconductor device as claimed in claim 5, wherein the conductive pad comprises a nickel-vanadium layer formed over the blind-via and a copper layer formed on the nickel-vanadium layer.
8. The semiconductor device as claimed in claim 5, wherein the metal bump is a gold bump.
9. The semiconductor device as claimed in claim 5, wherein the metal bump is a solder bump.
Description
BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] This invention relates to electronic assembly technology and more specifically to solder bump interconnections for mounting chip with copper I/O pads to an interconnection substrate.

[0003] 2. Description of the Related Art

[0004] As chips continued to decrease in size, pure copper circuits had undeniable advantages that the traditional aluminum interconnects could not match. Copper wires conduct electricity with about 40 percent less resistance than aluminum. That translates into a speedup of as much as 15 percent in microprocessors that contain copper wires. Furthermore, copper wires are also far less vulnerable than those made of aluminum to electromigration, the movement of individual atoms through a wire, caused by high electric currents, which creates voids and ultimately breaks the wires. Most important, the widths of copper wires can be squeezed down to the 0.2-micron range from the current 0.35-micron widths—a reduction far more difficult for aluminum. Because the conventional aluminum alloys can't conduct electricity well enough, or withstand the higher current densities needed to make these circuits switch faster when wires with very small dimensions is used. Gradually, chip with copper interconnects will substitute for chip with traditional aluminum interconnects.

[0005] Moreover, as electronic devices have become more smaller and thinner, the velocity and the complexity of IC chip become more and more higher. Accordingly, a need has arisen for higher package efficiency. Demand for miniaturization is the primary catalyst driving the usage of advanced packages such as chip scale packages (CSP) and flip chips. Both of them greatly reduce the amount of board real estate required when compared to the alternative ball grid array (BGA) and quad flat pack (QFP). Typically, a CSP is 20 percent larger than the die itself, while the flip chip has been described as the ultimate package precisely because it has no package. The bare die itself is attached to the substrate by means of solder bumps directly attached to the die.

[0006] Flip-chip bumping technology typically comprises (a) forming an under bump metallurgy (UBM) on bonding pads of the chip, and (b) forming metal bumps on the UBM. Typically, UBM consists of three metal layers, including: (a) adhesion layer (formed of Al or Cr) for purposes of providing a good adhesion to Al pad and passivation layer; (b) barrier layer (formed of NiV or TiW) for preventing contact pads on the chip and the bump electrode from reacting with each other to generate an intermetallic compound (which is harmful to the reliability of chip); and (c) wetting layer (formed of Ni, Cu, Mo or Pt) wherein that kind of metals provide a higher wetting power to solder thereby allowing for proper wetting of solder during solder-reflow process. Typically, the metal bump is made of conductive material (such as metal high melting point solder alloys, low melting point solder alloys, gold, nickel or copper), depending on the characteristics needed in the to-be-formed flip-chip.

[0007]FIG. 1 is a cross sectional view of a conventional semiconductor having a bump electrode. An aluminum contact pad 110 is formed on a substrate 120 of a semiconductor integrated circuit. A passivation film 130, serving as an insulation film, is formed on the entire surface of the substrate 120. A passivation opening section which is formed at a predetermined position, is formed to expose the aluminum contact pad 110. The semiconductor device 100 has a UBM 140 consisting of three metal layers, including: (a) aluminum layer 140 a used as the adhesion layer; (b) nickel-vanadium layer 140 b used as the barrier layer; and (c) copper layer 140 c used as the wetting layer.

[0008] However, the UBM 140 is not applicable to chip with copper contact pads because of poor aluminum-to-copper adhesion. Therefore, the semiconductor industry develops a semiconductor device 200 (see FIG. 2) wherein the UBM 240 consists of two metal layers, including: (a) titanium layer 240 a used as the adhesion layer and the barrier layer; and (b) copper layer 240 b used as the wetting layer. Although the titanium layer has a good adhesion to both of the passivation layer 130 and the copper contact pad 210, it has a disadvantage of poor electric conductivity as compared to a copper layer.

[0009] The present invention therefore seeks to provide an under bump metallurgy which overcomes, or at least reduces the above-mentioned problems of the prior art.

SUMMARY OF THE INVENTION

[0010] It is a primary object of the present invention to provide an under bump metallurgy (UBM) adapted for chip with copper contact pads wherein the UBM is capable of providing a better electrical performance.

[0011] It is another object of the present invention, by integrating the UBM of the present invention with I/O distribution, to provide a semiconductor device having a structure that permits rearrangement of contact pads and provides a better electrical performance.

[0012] The UBM of the present invention is applied to a chip with copper contact pads in order to form a semiconductor device having bump electrodes. Typically, the chip comprises a substrate and at least one copper contact pad on the substrate. A passivation layer is formed over the substrate and has an opening positioned over the al least one copper contact pad. The UBM includes a titanium layer, a first copper layer, a nickel-vanadium layer and a second copper layer. The titanium layer forms a closed-loop surrounding the opening of the dielectric layer. The first copper layer is formed over the titanium layer and the opening of the dielectric layer such that the first copper layer directly contacts the copper contact pad. The nickel-vanadium layer is formed on the first copper layer and the second copper layer is formed on the nickel-vanadium layer. A metal bump is provided on the UBM over the copper contact pad thereby forming a bump electrode. Consequently, the semiconductor device of the present invention can be directly mounted to a interconnection substrate by means of bump electrodes directly attached thereon.

[0013] The UBM of the present invention is characterized by using the titanium layer with a closed-loop shape as the adhesion layer to significantly increase the adhesion between the UBM and the passivation layer, and using the first copper layer, which is directly contacted with the copper contact pad, to provide a better electrical performance.

[0014] The present invention further provides a semiconductor device having a structure that permits rearrangement of contact pads. The semiconductor device comprises a substrate having a copper contact pad formed thereon; a first dielectric layer formed over the substrate, the first dielectric layer having a first opening positioned over the copper contact pad; a multi-layered lead having a first end portion connected to the copper contact pad through the first opening and a second end portion extending on the first dielectric layer; a second dielectric layer formed over the multi-layered lead and the first dielectric layer, the second dielectric layer having a blind-via formed corresponding to the second end portion of the multi-layered lead; a conductive pad formed over the blind-via; and a metal bump provided on the conductive pad. The multi-layered lead includes a first titanium layer on the first dielectric layer, a copper layer on the first titanium layer and a second titanium layer on the copper layer wherein the first titanium layer has a second opening corresponding to the first opening and the copper layer directly contacts the copper contact pad through the second opening and the first opening.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.

[0016]FIG. 1 is a schematic sectional view of a conventional semiconductor device having a bump electrode;

[0017]FIG. 2 is a schematic sectional view of another conventional semiconductor device having a bump electrode;

[0018] FIGS. 3-6 illustrate in cross-section major steps of formation of the UBM in accordance with the present invention;

[0019]FIG. 7 is a schematic sectional view of a portion of a semiconductor device having a bump electrode in accordance with a preferred embodiment of the present invention; and

[0020]FIG. 8 is a schematic sectional view of a portion of a semiconductor device having a bump electrode in accordance with another preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0021] As shown in FIG. 7, a semiconductor device include a substrate 310, a copper contact pad 320, and a dielectric layer such as passivation layer 330. The substrate 310 may comprise a layer of a semiconducting material such as silicon, gallium arsenide, silicon carbide, diamond, or other substrate materials known to those having skill in the art. The passivation layer 330 is preferably a polyimide layer but can alternately be a silicon dioxide layer, a silicon nitride layer, or layers of other passivation materials known to those having skill in the art. As shown, the passivation layer 330 preferably covers the top edge portion of the copper contact pad 320 opposite the substrate, leaving the central surface portion of the copper contact pad 320 exposed from the passivation layer 330. The UBM 340 in accordance with the present invention includes a titanium layer 340 a, a first copper layer 340 b, a nickel-vanadium layer 340 c and a second copper layer 340 d. The titanium layer 340 a is provided on the passivation layer 330 to form a closed-loop surrounding the opening 330 a of the dielectric layer 330. The first copper layer 340 b is formed over the titanium layer 340 a and the opening 330 a of the dielectric layer 330 such that the first copper layer 340 b directly contacts the copper contact pad 320. The nickel-vanadium layer 340 c is formed on the first copper layer 340 b and the second copper layer 340 d is formed on the nickel-vanadium layer 340 c.

[0022] The UBM 340 of the present invention chooses the titanium layer 340 a as adhesion layer, due to good adhesion of titanium to the passivation layer 330, to obtain a better adhesion between the first copper layer 340 b and the passivation layer 330. Since the titanium layer 340 a is formed as a closed-loop surrounding the opening 330 a of the dielectric layer 330, the first cooper layer 340 a is allowed to directly contacts the copper pad thereby providing a better electrical performance. Furthermore, the UBM 340 utilizing the nickel-vanadium layer 340 b as the barrier layer and utilizing the second copper layer 340 d as the wetting layer.

[0023] The semiconductor device shown in FIG. 7 further comprises a solder bump 350 provided on the UBM 340 over the copper contact pad 320 to act as a bump electrode. Consequently, the semiconductor device of the present invention can be directly mounted to a interconnection substrate by means of the bump electrodes directly attached thereon. Typically, there are two kinds of solder compositions used to form the solder bump 350. They includes (a) high melting point solder alloys such as 5Sn/95Pb or 3Sn/97Pb and (b) lower melting point solder alloys such as 63Sn/37Pb or 40Sn/60Pb. Bumping process is typically accomplished by vapor deposition, electroplating or printing. Alternatively, the solder bump 350 may be replaced with a gold bump. Typically, the gold bump comprises at least about 90 weight percentage of Au deposited on the UBM 340 by means including electroplating or evaporative lift-off.

[0024] A subtractive process may be used to form the UBM 340 in accordance with the present invention.

[0025] Referring to FIG. 3, a titanium layer 340 a is sputtered to deposit across the passivation layer 330 including the exposed surface portions of the copper contact pad 320.

[0026] Referring to FIG. 4, the titanium layer 340 a is selectively etched to form a titanium opening corresponding to the passivation layer opening 330 a.

[0027] Referring to FIG. 5, other metal layers of the UBM 340 (including the first copper layer 340 b, the nickel-vanadium layer 340 c and the second copper layer 340 d) are sputtered to deposit on the titanium layer 340 a and the central surface portion of the copper contact pad 320 exposed from the passivation layer 330 and the titanium layer 340 a.

[0028] Referring to FIG. 6, after applying a layer of photoresist and patterning the photoresist layer, solder is electrodeposited on the photoresist opening section to obtain the solder bump 350; thereafter, the remaining photoresist is stripped.

[0029] Referring to FIG. 7, the UBM layers are etched with the solder bump 350 as a mask, and then a reflow step is proceeded.

[0030]FIG. 8 shows a portion of a semiconductor device 400 having a bump electrode in accordance with another embodiment of the present invention. The semiconductor device 400 is a package with I/O redistribution implemented at the wafer level. The semiconductor device 400 mainly comprises a multi-layered lead 440 having a first end portion connected to the copper contact pad 320 through the passivation opening 330a and a second end portion extending on the passivation layer 330. The multi-layered lead 440 includes a first titanium layer 440 a on the passivation layer 330, a copper layer 440 b on the first titanium layer 440 a and a second titanium layer 440 c on the copper layer 440 b. The first titanium layer 440 a has a opening corresponding to the passivation opening 330 a. The copper layer 440 b directly contacts the copper contact pad 320 through the opening of the first titanium layer 440 a and the opening 330 a thereby providing a better electrical performance. It could be understood that the multi-layered lead 440 is a part of a desired trace pattern to redistribute the copper contact pads 320 into a desired format.

[0031] A dielectric layer 450, preferably formed by a polyimide, is formed over the multi-layered lead 440 and the passivation layer 330. The dielectric layer 450 has a photo-defined blind-via 450 a formed corresponding to the second end portion (away from the copper contact pad 320) of the multi-layered lead 440. A conductive pad 460 is formed over the blind-via 450 a. Preferably, the conductive pad 460 comprises a nickel-vanadium layer 460 a formed over the blind-via 450 a and a copper layer 460 b formed on the nickel-vanadium layer 450 a. A solder bump 470 is provided on the copper layer 460 b. Alternatively, the solder bump 470 may be replaced with a gold bump.

[0032] Although the invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6596619 *May 17, 2002Jul 22, 2003Taiwan Semiconductor Manufacturing CompanyMethod for fabricating an under bump metallization structure
US6762122 *Sep 27, 2001Jul 13, 2004Unitivie International LimitedMethods of forming metallurgy structures for wire and solder bonding
US6770958 *Jun 16, 2003Aug 3, 2004Taiwan Semiconductor Manufacturing CompanyUnder bump metallization structure
US7220618 *Apr 5, 2005May 22, 2007Advanced Semiconductor Engineering Inc.Method for forming a redistribution layer in a wafer structure
US7223683 *Jun 28, 2004May 29, 2007Advanced Semiconductor Engineering, Inc.Wafer level bumping process
US7364998 *Jul 21, 2005Apr 29, 2008Taiwan Semiconductor Manufacturing Co., Ltd.Method for forming high reliability bump structure
US7420274Apr 3, 2007Sep 2, 2008Advanced Semiconductor Engineering, Inc.Method for forming a redistribution layer in a wafer structure
US7427557Mar 9, 2005Sep 23, 2008Unitive International LimitedMethods of forming bumps using barrier layers as etch masks
US7498251 *Mar 30, 2007Mar 3, 2009Chipmos Technologies (Bermuda) Ltd.Redistribution circuit structure
US7579694 *Jun 2, 2006Aug 25, 2009Unitive International LimitedElectronic devices including offset conductive bumps
US7665652 *May 3, 2004Feb 23, 2010Unitive International LimitedElectronic devices including metallurgy structures for wire and solder bonding
US7709954Oct 18, 2006May 4, 2010Nxp B.V.Redistribution layer for wafer-level chip scale package and method therefor
US7795128 *Dec 15, 2004Sep 14, 2010Rohm Co., Ltd.Method of manufacturing a semiconductor device having an enhanced electrode pad structure
US7834454Aug 20, 2008Nov 16, 2010Unitive International LimitedElectronic structures including barrier layers defining lips
US7923836 *Jul 21, 2006Apr 12, 2011International Business Machines CorporationBLM structure for application to copper pad
US7936075 *Feb 19, 2009May 3, 2011Renesas Electronics CorporationSemiconductor device and semiconductor device manufacturing method
US8176908Oct 23, 2008May 15, 2012Kee Action Sports I LlcVariable pneumatic sear for paintball gun
US8426971 *Aug 27, 2010Apr 23, 2013Diodes FabTech, Inc.Top tri-metal system for silicon power semiconductor devices
US8487432Oct 19, 2010Jul 16, 2013Amkor Technology, Inc.Electronic structures including barrier layers and/or oxidation barriers defining lips and related methods
US8492892 *Dec 8, 2010Jul 23, 2013International Business Machines CorporationSolder bump connections
US8698306May 20, 2010Apr 15, 2014Taiwan Semiconductor Manufacturing Company, Ltd.Substrate contact opening
US8710658Nov 18, 2011Apr 29, 2014Cambridge Silicon Radio LimitedUnder bump passive components in wafer level packaging
US8778792Feb 4, 2013Jul 15, 2014International Business Machines CorporationSolder bump connections
US8900478 *Dec 14, 2010Dec 2, 2014Mitsubishi Gas Chemical Company, Inc.Etchant and method for manufacturing semiconductor device using same
US20120049372 *Aug 27, 2010Mar 1, 2012Roman HamerskiTop tri-metal system for silicon power semiconductor devices
US20120146212 *Dec 8, 2010Jun 14, 2012International Business Machines CorporationSolder bump connections
US20120261608 *Dec 14, 2010Oct 18, 2012Mitsubishi Gas Chemical Company, Inc.Etchant and method for manufacturing semiconductor device using same
WO2007046062A2 *Oct 18, 2006Apr 26, 2007Koninkl Philips Electronics NvRedistribution layer for wafer-level chip scale package and method therefor
Legal Events
DateCodeEventDescription
Mar 17, 2014FPAYFee payment
Year of fee payment: 12
Mar 17, 2010FPAYFee payment
Year of fee payment: 8
Mar 17, 2006FPAYFee payment
Year of fee payment: 4
Jan 19, 2001ASAssignment
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING INC., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUANG, MIN-LUNG;REEL/FRAME:011487/0305
Effective date: 20010103
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING INC. NANTZE EXP
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUANG, MIN-LUNG /AR;REEL/FRAME:011487/0305
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING INC. NANTZE EXP