Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020096789 A1
Publication typeApplication
Application numberUS 09/766,654
Publication dateJul 25, 2002
Filing dateJan 23, 2001
Priority dateJan 23, 2001
Also published asUS6734571, US6841424, US7247521, US20040126933, US20050012227
Publication number09766654, 766654, US 2002/0096789 A1, US 2002/096789 A1, US 20020096789 A1, US 20020096789A1, US 2002096789 A1, US 2002096789A1, US-A1-20020096789, US-A1-2002096789, US2002/0096789A1, US2002/096789A1, US20020096789 A1, US20020096789A1, US2002096789 A1, US2002096789A1
InventorsTodd Bolken
Original AssigneeBolken Todd O.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor assembly encapsulation mold
US 20020096789 A1
Abstract
An encapsulation mold for forming an encapsulation layer over a semiconductor assembly is disclosed. A semiconductor assembly with multiple semiconductor dies secured to a single semiconductor support structure is inserted into an encapsulation mold. The mold contains a first section and a second section, which form a cavity around the assembly. The mold contains an aperture for transferring encapsulating material into the mold cavity. One of the mold sections has a design feature, such as a raised rib or groove interconnecting at approximately the separation or saw-cut regions of the individual dies of the assembly. Encapsulation material is inserted into the mold cavity until the cavity is filled. The mold section design feature shapes the top surface of the encapsulation layer. The mold is removed leaving the exterior surface of the encapsulation layer patterned with the design feature. The assembly is then separated into individual dies along the design feature boundary of the encapsulation layer's exterior surface.
Images(6)
Previous page
Next page
Claims(37)
What is claimed as new and desired to be protected by Letters Patent of the United States is:
1. A semiconductor assembly encapsulation mold comprising:
a first mold section; and
a second mold section, said first and second mold sections being engagable and shaped to define a cavity for molding a semiconductor assembly comprising a substrate and a plurality of dies supported by said substrate, one of said mold sections having an interior surface which faces a semiconductor assembly placed in said mold, said interior surface having a design feature which produces a complementary design feature in an exterior surface of an encapsulation layer covering said semiconductor assembly at locations between dies of said assembly.
2. The semiconductor assembly encapsulation mold of claim 1, wherein the said second mold section design feature projects into said mold cavity.
3. The semiconductor assembly encapsulation mold of claim 2, wherein said second mold section design feature has straight sides.
4. The semiconductor assembly encapsulation mold of claim 2, wherein said second mold section design feature has sloped sides.
5. The semiconductor assembly encapsulation mold of claim 2, wherein said second mold section design feature has curved sides.
6. The semiconductor assembly encapsulation mold of claim 1, wherein said second mold section design feature projects outside said mold cavity.
7. The semiconductor assembly encapsulation mold of claim 6, wherein said second mold section design feature has straight sides.
8. The semiconductor assembly encapsulation mold of claim 6, wherein said mold section design feature has sloped sides.
9. The semiconductor assembly encapsulation mold of claim 6, wherein said second mold section design feature has curved sides.
10. The semiconductor assembly encapsulation mold of claim 2, wherein said second mold section design feature produces an interconnected series of cavities on said exterior surface of said encapsulation layer of said semiconductor assembly.
11. The semiconductor assembly encapsulation mold of claim 2, wherein said design feature is about 10 microns or greater from said plurality of dies.
12. The semiconductor assembly encapsulation mold of claim 2, wherein said design feature has a width of about 0.15 microns or greater.
13. The semiconductor assembly encapsulation mold of claim 6, wherein said second mold section design feature produces an interconnected raised riblet design feature on said exterior surface of said encapsulation layer of said semiconductor assembly.
14. A semiconductor assembly comprising:
a semiconductor die support structure having a top and a bottom surface,
a plurality of semiconductor dies secured to said support structure top surface; and
an encapsulation layer having an exterior surface and covering said at least two semiconductor dies and said support structure top surface, is wherein said encapsulation layer exterior surface has one of a raised or lowered design feature at locations between said plurality of dies of said assembly.
15. A semiconductor assembly of claim 14, wherein said design feature projects into said encapsulation layer exterior surface.
16. The semiconductor assembly of claim 15, wherein said design feature has straight sides.
17. The semiconductor assembly of claim 15, wherein said design feature has sloped sides.
18. The semiconductor assembly of claim 15, wherein said design feature has curved sides.
19. The semiconductor assembly of claim 15, wherein said encapsulation layer exterior surface comprises an interconnected series of cavities.
20. The semiconductor assembly of claim 15, wherein said encapsulation layer exterior surface is about 10 microns or greater above said plurality of dies.
21. The semiconductor assembly of claim 15, wherein said design feature has a width of about 0.15 microns or greater.
22. The semiconductor assembly of claim 14, wherein said design feature projects out from said encapsulation layer exterior surface.
23. The semiconductor assembly of claim 22, wherein said design feature has straight sides.
24. The semiconductor assembly of claim 22, wherein said design feature has sloped sides.
25. The semiconductor assembly of claim 22, wherein said design feature has curved sides.
26. The semiconductor assembly of claim 22, wherein said encapsulation layer exterior surface comprises an interconnected series of raised ribs.
27. The semiconductor assembly of claim 14, wherein said support structure is a printed circuit board.
28. The semiconductor assembly of claim 14, wherein said encapsulating material comprises plastic.
29. The semiconductor assembly of claim 14, wherein said encapsulating material comprises molded epoxy compound.
30. The semiconductor assembly of claim 14, wherein said encapsulating material comprises resin.
31. A method of forming an semiconductor assembly encapsulation mold comprising:
forming a first mold section; and
forming a second mold section having a top surface, and one of said mold sections having an interior surface, said interior surface having a design feature which produces a complementary design feature in an exterior surface in an encapsulation layer of a semiconductor assembly at locations between a plurality of dies on said assembly.
32. The method of claim 31, wherein said design feature projects into a mold cavity formed by securing said mold sections to each other.
33. The method of claim 32, wherein said design feature produces an interconnected series of cavities on said exterior surface of said encapsulation layer of said semiconductor assembly.
34. The method of claim 31, wherein said design feature projects out from a mold cavity formed by securing said mold sections to each other.
35. The method of claim 34, wherein said design feature produces an interconnected raised riblet on said exterior surface of said encapsulation layer of said semiconductor assembly.
36. A method of encapsulating a semiconductor assembly comprising:
providing a semiconductor assembly comprising a semiconductor die support structure having a top and a bottom surface and a plurality of semiconductor die secured to said top surface of said support structure;
inserting said assembly into an encapsulation mold, said mold having a first mold section and a second mold section, and one of said mold sections having an interior surface, said interior surface having a design feature which produces a complementary design feature in an exterior surface in an encapsulation layer of a semiconductor assembly at locations between a plurality of dies on said assembly; and
transferring encapsulating material into a cavity formed by said first and second mold section.
37. The method of claim 36, wherein said mold interior surface has one of a raised or lowered design feature at locations between said plurality of dies of said assembly.
Description
BACKGROUND OF THE INVENTION

[0001] The invention relates to a semiconductor die assembly encapsulation mold and to a method of forming an encapsulation mold.

DESCRIPTION OF RELATED ART

[0002] Multiple semiconductor dies are often encapsulated together in a single encapsulation mold. Multiple semiconductor dies are secured to a single semiconductor die support structure to form a multiple semiconductor die assembly. The dies are then electrically connected, usually by bondwires, to bond pads of the support structure. The assembly is then placed in an encapsulation mold with a first and a second section that join to form a mold cavity. An encapsulation material is inserted into the mold cavity covering the assembly. The assembly is removed from the mold and the assembly is separated or cut, usually by saw cutting, into individual molded semiconductor dies by cutting through the encapsulation material and the support structure.

[0003]FIG. 1 is a top view of a conventional multiple semiconductor die assembly 100 after encapsulation and before the semiconductor dies 30 are separated into individual dies 30 along dashed lines 50. FIG. 2 is a cross-sectional view of FIG. 1 taken at line II-II. The dies 30 are shown secured to the top surface 22 of a semiconductor die support structure 20 such as, for example, a thin printed circuit film or board. There are many well known techniques for securing the dies 30 to the support structure 20, such as die paste. FIGS. 1 and 2 illustrate an assembly 100 of six dies 30 mounted on a single support structure 20. After the semiconductor dies 30 are mounted various electrical connections 31, such as wire bonds, are made between the dies 30 and the support structure 20. The dies 30 and the support structure top surface 22 are covered with an encapsulation material to form an encapsulation layer 40 which has a top surface 42 and sidewalls 43 supported by the support structure's top surface 22. The encapsulation layer can be formed by using an encapsulation mold as described in FIG. 3.

[0004]FIG. 3 illustrates a conventional encapsulation mold 200 for forming the encapsulated assembly 100 of FIGS. 1 and 2. The dies 30 secured on a support structure 20 are placed inside the encapsulation mold 200. A conventional encapsulation mold 200 consists of two sections, a base section 60 and a top section 61. The base section 60 and top section 61 are secured to each other along a shared perimeter 63 by various means well know in the art. The two sections 60, 61, when secured, form a mold cavity 64. The mold 200 contains an aperture 62 for transferring encapsulation material into the mold cavity 64. The base section 60 is shown secured against the support structure's bottom surface 21 so that the encapsulation material does not extend past the perimeter 23 of the support structure 20. The encapsulating material is conventionally injected through the aperture 62 under pressure until the mold cavil 64 is filed. Conventional encapsulating material 40 include various plastics and resins such as various molded epoxy compounds.

[0005] After the encapsulation layer 40 is formed, the mold 200 is removed. Various electrical contacts, such as fine ball grid arrays 36 (FIG. 2) formed on the support structure's bottom surface 24, can be formed on the assembly 100 after encapsulation. Dashed lines 50 of FIGS. 1 and 2 outline the regions where the assembly is cut or singularized into individual packaged dies 30. A conventional method is to saw cut the assemble 100 along the dashed lines 50, with the saw entering the assembly 100 from the encapsulation layer's top surface 42. However one drawback of conventional assembly 100 is that the encapsulating layer 40 often crumples, chips or is otherwise damaged in the separation region 50 during the separation or cutting phase. Uneven or non-uniform surfaces can be created as a result of the separation process.

[0006] Another drawback is that the encapsulating layer 40 quickly dulls the cutting blade, so that a thick encapsulation layer 40 slows the singulation process. A third drawback of the conventional method is that the encapsulating layer 40 typically has a different coefficient of thermal expansion than the support structure 20 which may cause the support structure's perimeter 23 to curl up or bow toward the encapsulation layer's top surface 42. If the support structure 40 bows, it can make the assembly 100 separation process very difficult and result in non-uniform individual die packages 30. The bowing can also interfere with various electrical contacts formed on the assembly 100 after encapsulation, such as the fine ball grid array 36 shown in FIG. 2.

[0007] Accordingly, it is desirable to provide an encapsulation mold and a method of encapsulating semiconductor assemblies which makes it easier to separate the molded assembly into uniformly shaped individual packaged dies and which reduces the tendency of the assembly's support structure to bow upwards. It is also desirable to improve the uniformity among separated packaged semiconductor dies, reduce the cost and complexity of fabricating packaged semiconductor dies, and reduce damage to the encapsulation layer during die separation.

SUMMARY OF THE INVENTION

[0008] The invention addresses some of the drawbacks of conventional semiconductor assembly encapsulation molds as well as problems associated with the encapsulation layer during die separation. A semiconductor assembly including multiple semiconductor dies secured to a single semiconductor support structure are inserted into an encapsulation mold comprising a first mold section and a second mold section. The two sections when secured together form a mold cavity. The second mold section has a design feature which provides an exterior surface molded feature in the molded assembly which facilitates cutting of the encapsulation layer during singulation of the packaged dies. The design feature may be an interconnected continuous groove or interconnected raised rib provided along the interior surface of the mold cavity at die singulation locations.

[0009] An encapsulation layer is formed for the assembly using the encapsulation mold with the design feature. Encapsulating material is transferred into the mold until the mold cavity is filled. The encapsulation layer's exterior surface is shaped according to the design feature of the mold. The semiconductor assembly is then removed from the mold and the individual dies are separated from each other by cutting the encapsulation layer and support structure along lines of the encapsulation layer's exterior surface design feature shaped by the interior design feature of the mold.

[0010] In one exemplary embodiment, the mold's design feature is a interconnected cavity formed on the interior surface of the mold and projecting out from the main mold cavity. The resulting encapsulation layer's exterior surface has an interconnected raised ribbed along the separation regions of the dies. In another exemplary embodiment, an encapsulation mold has an interior surface of a interconnected projecting rib design feature projecting into the mold cavity. The resulting encapsulation layer's exterior surface has an interconnected grove or cavity along the separation regions of the dies.

[0011] These and other advantages and features of the invention will be more clearly understood from the following detailed description of the invention which is provided in connection with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012]FIG. 1 is top view of a conventional semiconductor assembly after encapsulation but prior to singularizing the assembly;

[0013]FIG. 2 is a cross sectional view of FIG. 1 at line II-II;

[0014]FIG. 3 is a cross-sectional view of a conventional semiconductor assembly inside an encapsulation mold prior to encapsulation;

[0015]FIG. 4 is a top view of a semiconductor assembly of the invention after encapsulation according to a method of the invention prior to singularizing the semiconductor assembly,

[0016]FIG. 5 is a cross-sectional view of FIG. 4 taken at line V-V;

[0017]FIG. 6 is a cross-sectional view of a semiconductor assembly encapsulation mold with an inter-connected groove pattern formed according to the invention; and

[0018]FIG. 7 is a cross-sectional view of a semiconductor assembly encapsulation mold with an inter-connected raised rib pattern formed according to the invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0019] In the following detailed description, reference is made to various exemplary embodiments of the invention. These embodiments are described with sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be employed, and that structural changes or variations may be made without departing from the spirit or scope of the present invention.

[0020]FIGS. 4 and 5 illustrate a first exemplary embodiment of the invention. FIG. 4 is a top view of a semiconductor assembly 110 formed using an encapsulation mold 210 of the invention shown in FIG. 6. FIG. 5 is a cross-sectional view of FIG. 4 taken at line V-V. The assembly 10 has an encapsulation layer 40 that is supported by the die's top surface 32 and the support structure's top surface 22. The encapsulation layer 40 has a top surface 42 with a design feature 44 formed as rows and columns of connected feature stripes 44 a, 44 b located along the approximate separation region of each die 30. The design feature 44 is located between the dies 30 in both a horizontal and vertical direction as viewed in FIG. 4 and at the assembly's perimeter 43. The design feature 44 is formed based on the interior shape of the encapsulation mold 210 shown in FIG. 6.

[0021] The assembly 110 is formed by placing a support structure 20 with dies 30 into the FIG. 6 encapsulation mold 210. The mold 210 consists of a first section 70 and a second section 71. The two sections 70, 71 are secured along perimeter 73 to form a mold cavity 74. The mold 210 can be made of any material suitable for encapsulating semiconductor assemblies 200 such as various metals, glass, ceramics, plastics, and fiberglass among others. There are well known mold materials used for forming the mold 210.

[0022] The second mold section 71 contains a design feature 75 that projects into the mold cavity 74 to form an interconnected cavity on the encapsulation layer exterior surface. The mold design feature 75 can be any, suitable dimension, width, length, or width based on the design or shape of the semiconductor assembly 110. Preferably the design feature 75 has a width B of 0.15 microns or greater. The depth A of the mold design feature 75 is only limited by moveability of the encapsulating material throughout the mold cavity 74. Sufficient clearance for the encapsulating material must be allowed to completely fill the cavity 74. Exemplary ranges for depth A of the design feature is about 10 microns or greater between the perimeter of the design feature 75 and the top of the dies 32. It is to be understood that the design feature 75 can take many shapes and formed to include sloped, curved, or angled sidewalls. What is important is that the resulting encapsulation layer 40 have areas of reduced thickness in the assembly separation region to improve the separation of the dies 30.

[0023]FIG. 7 illustrates another exemplary encapsulation mold 220 formed in accordance with the invention. An encapsulation mold 220 with a design feature 85 of an interconnected raised rib throughout the interior surface of the second mold section 81 is shown. The design feature 85, provides extra encapsulating material along the exterior surface of the encapsulation layer 40 in the die 30 separation regions. The raised rib design feature 85 helps prevent the support structure 20 from bowing upwards toward the semiconductor dies 30 during expansion and contraction of the encapsulation layer 40. A semiconductor assembly (not shown) can be formed using encapsulation mold 220 to have a raised rib design feature formed as rows and columns of interconnected ribs along the encapsulation layer's 40 exterior surface in approximately the regions where the assembly will be separated into individual dies 30. As described above, the assembly can be saw cut or singularized using techniques well known in the art along the raised ribs of the molded assembly. It is to be understood that the mold's design feature 85 can take various shapes to include sloped, curved, or angled surfaces. Preferable widths for the raised rib design feature 85 are 10 microns or greater.

[0024] Having thus described in detail the exemplary embodiments of the invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description as many apparent variations thereof are possible without departing from the spirit or scope of the invention. Accordingly, the above description and accompanying drawings are only illustrative of embodiments which can achieve the features and advantages of the present invention. It is not intended that the invention be limited to the embodiments shown and described in detail herein. The invention is only limited by the scope of the following claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6963142Oct 26, 2001Nov 8, 2005Micron Technology, Inc.Flip chip integrated package mount support
US7087466Jul 22, 2004Aug 8, 2006Bridge Semiconductor CorporationMethod of making a semiconductor chip assembly with a solder-attached ground plane
US7148082Jun 17, 2004Dec 12, 2006Bridge Semiconductor CorporationMethod of making a semiconductor chip assembly with a press-fit ground plane
US7157791 *Jun 11, 2004Jan 2, 2007Bridge Semiconductor CorporationSemiconductor chip assembly with press-fit ground plane
US7215019Jun 29, 2006May 8, 2007Bridge Semiconductor CorporationSemiconductor chip assembly with pillar press-fit into ground plane
US7245023Jul 20, 2004Jul 17, 2007Bridge Semiconductor CorporationSemiconductor chip assembly with solder-attached ground plane
US7326590 *Oct 28, 2004Feb 5, 2008Advanced Semiconductor Engineering, Inc.Method for manufacturing ball grid array package
US7569407May 1, 2007Aug 4, 2009Cree, Inc.Methods of coating semiconductor light emitting elements by evaporating solvent from a suspension
US7695757 *May 7, 2004Apr 13, 2010Samsung Mobile Display Co., Ltd.Filling grooves in optical elements with sol, gel material or organometallic compound; diffraction grid on glass substrate; encapsulation; uniform optical properties
US7915085Sep 18, 2003Mar 29, 2011Cree, Inc.Molded chip fabrication method
US7943952Jul 27, 2007May 17, 2011Cree, Inc.Method of uniform phosphor chip coating and LED package fabricated using method
US7977580 *May 28, 2009Jul 12, 2011Ngk Spark Plug Co., Ltd.Intermediate multilayer wiring board product, and method for manufacturing multilayer wiring board
US8167674Dec 14, 2007May 1, 2012Cree, Inc.Phosphor distribution in LED lamps using centrifugal force
US8232564Oct 13, 2008Jul 31, 2012Cree, Inc.Wafer level phosphor coating technique for warm light emitting diodes
US8610286 *Dec 8, 2011Dec 17, 2013Stats Chippac, Ltd.Semiconductor device and method of forming thick encapsulant for stiffness with recesses for stress relief in Fo-WLCSP
US8637883Mar 19, 2008Jan 28, 2014Cree, Inc.Low index spacer layer in LED devices
US20120139120 *Dec 6, 2010Jun 7, 2012Stats Chippac, Ltd.Semiconductor Device and Method of Forming Openings Through Encapsulant to Reduce Warpage and Stress on Semiconductor Package
US20130147054 *Dec 8, 2011Jun 13, 2013Stats Chippac, Ltd.Semiconductor Device and Method of Forming Thick Encapsulant for Stiffness with Recesses for Stress Relief in FO-WLCSP
WO2005029580A2 *Sep 13, 2004Mar 31, 2005Cree IncConnector
Classifications
U.S. Classification257/787, 438/112, 257/E21.504, 257/95, 257/685, 257/789, 438/124, 438/127, 257/788
International ClassificationH01L21/56, H01L23/31
Cooperative ClassificationH01L2224/48227, H01L21/565, H01L2924/1815, H01L24/97, H01L2224/97, H01L23/3128, H01L2924/09701, H01L2224/48091, H01L2924/01033, H01L2924/01023, H01L2924/01005, H01L24/48
European ClassificationH01L24/97, H01L21/56M, H01L23/31H2B
Legal Events
DateCodeEventDescription
Jul 3, 2012FPExpired due to failure to pay maintenance fee
Effective date: 20120511
May 11, 2012LAPSLapse for failure to pay maintenance fees
Dec 26, 2011REMIMaintenance fee reminder mailed
Sep 20, 2007FPAYFee payment
Year of fee payment: 4
Jan 23, 2001ASAssignment
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BOLKEN, TODD O.;REEL/FRAME:011505/0154
Effective date: 20010112
Owner name: MICRON TECHNOLOGY, INC. 8000 S. FEDERAL WAYBOISE,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BOLKEN, TODD O. /AR;REEL/FRAME:011505/0154