Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020110980 A1
Publication typeApplication
Application numberUS 09/783,867
Publication dateAug 15, 2002
Filing dateFeb 15, 2001
Priority dateFeb 15, 2001
Also published asUS6455371
Publication number09783867, 783867, US 2002/0110980 A1, US 2002/110980 A1, US 20020110980 A1, US 20020110980A1, US 2002110980 A1, US 2002110980A1, US-A1-20020110980, US-A1-2002110980, US2002/0110980A1, US2002/110980A1, US20020110980 A1, US20020110980A1, US2002110980 A1, US2002110980A1
InventorsYu-Ju Yang, Yu-Hong Huang, Ching-ming Lee, Kuo-Yuh Yang
Original AssigneeYu-Ju Yang, Yu-Hong Huang, Lee Ching-Ming, Kuo-Yuh Yang
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for forming capacitor of a dram having a wall protection structure
US 20020110980 A1
Abstract
The present invention provides a method for forming capacitor of a dynamic random access memory cell. The method comprises providing a substrate and the word line structures formed thereon. A first dielectric layer is deposited on the substrate and the word line structures. A first polysilicon layer is deposited to form bit line contacts and bit lines. A second dielectric layer is formed on the first dielectric layer and the bit lines. The partial second dielectric layer is removed to form at least a wall structure in the second dielectric layer. The partial second dielectric layer and partial first dielectric layer are removed to form a capacitor contact opening. A second polysilicon is deposited into the capacitor contact opening and on the wall structure and the second dielectric layer. The partial second polysilicon is removed to form a capacitor node whereby a side-wall of the capacitor node is adjacent to the wall structure.
Images(4)
Previous page
Next page
Claims(9)
What is claimed is:
1. A method for forming a capacitor of a dynamic random access memory cell, said method comprising:
providing a substrate;
forming a plurality of word line structures on said substrate;
depositing a first dielectric layer on said substrate and said word line structures;
removing partial said first dielectric layer to form a plurality of bit line contact openings;
forming a first polysilicon layer into said bit line contact openings and on said first dielectric layer to form a plurality of bit line contacts in said first dielectric layer and a plurality of bit lines on said bit line contacts;
forming a second dielectric layer on said first dielectric layer and said bit lines;
removing partial said second dielectric layer to form at least a wall structure in said second dielectric layer;
removing partial said second dielectric layer and partial said first dielectric layer to form a capacitor contact opening;
depositing a second polysilicon into said capacitor contact opening and on said wall structure and said second dielectric layer; and
removing partial said second polysilicon to form a capacitor node whereby a side wall of said capacitor node is adjacent to said wall structure.
2. The method according to claim 1, wherein said word line structures comprise a tungsten silicide layer thereon.
3. The method according to claim 1, wherein said bit lines comprise a tungsten silicide layer thereon.
4. The method according to claim 1, wherein said first dielectric layer comprises an inter-polysilicon dielectric layer.
5. The method according to claim 1, wherein said second dielectric layer comprises an inter-polysilicon dielectric layer.
6. A method for forming a memory device, said method comprising:
providing a semiconductor substrate and thereon a plurality of gate structures formed;
depositing a first dielectric layer on said semiconductor substrate and said gate structures;
etching said first dielectric layer to form a plurality of first contact openings;
depositing a first polysilicon into said first contact openings and on said first dielectric layer to form a plurality of first contacts and first conductive lines on said first dielectric layer, said first conductive lines connected to said first contacts;
depositing a second dielectric layer on said first dielectric layer and said first conductive lines;
etching said second dielectric layer to form at least a wall structure in said second dielectric layer;
etching said second dielectric layer and said first dielectric layer to form a second contact opening;
depositing a second polysilicon into said second opening and on said wall structure and said second dielectric layer;
planarizing said second polysilicon; and
etching said second polysilicon to form a second conductive node whereby a side wall of said second conductive node is adjacent to said wall structure.
7. The method according to claim 6, wherein said first dielectric layer comprises depositing an inter-polysilicon dielectric layer.
8. The method according to claim 6, wherein said second dielectric layer comprises depositing an inter-polysilicon dielectric layer.
9. The method according to claim 6, wherein said planarizing step is implemented by the method of chemical mechanical polishing.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The invention relates to DRAM, and more particularly to a capacitor of a DRAM cell.
  • [0003]
    2. Description of the Prior Art
  • [0004]
    A DRAM cell is generally constituted of a metal-oxide-semiconductor (MOS) field effect transistor and a capacitor connected to the MOS field effect transistor. With the increase of an integration density, the occupied area of each memory cell in a plan is decreased. However, the amount of storage capacitance in the limited area of a DRAM cell is very important in application. Recently, a three-dimensional structure has been proposed to provide a stacked capacitor over a bit line (COB), and to increase a height of a storage node electrode constituted of a lower plate of the stacked capacitor.
  • [0005]
    A DRAM cell with a conventional COB structure is shown in FIG. 1. A semiconductor substrate 100 is provided and thereon multitude of gate structure (word line) 120 are formed. Of course, there may be some source/drain regions and isolation device (not shown), such as field oxide, are formed in and on the semiconductor substrate 100. A tungsten silicide layer 130 is on the gate structures 120 and a first inter-polysilicon dielectric layer (IPD 1) 110 is deposited on the tungsten silicide layer 130 and the semiconductor substrate 100. A bit line structure 140 constituted of polysilicon deposited in and on the contact hole in the first inter-polysilicon dielectric layer 110 may be shown. A second inter-polysilicon dielectric layer (IPD 2) 160 is subsequently deposited on the first inter-polysilicon dielectric layer 110 and the tungsten silicide layer 150. Furthermore, a multitude of capacitor node structures 170 are constituted of polysilicon in and on the contact holds in both the first and the second inter-polysilicon layer (110 and 160).
  • [0006]
    However, those capacitor node structures 170 are so protrudent that they are susceptible to the following cleaning process and removed out. The removal of the capacitor node structures may result in damages in some characteristics.
  • SUMMARY OF THE INVENTION
  • [0007]
    It is an object of the present invention to provide a method of protecting the capacitor structures of a DRAM cell. The capacitor node structures in a DRAM cell are formed between multitude of wall structures constituted of inter-polysilicon layer.
  • [0008]
    It is another object of the present invention to provide a method of reducing the removal of the capacitor structures during DRAM manufacture process. The capacitor node structures can be protected from water or mega-sonic flow during cleaning steps.
  • [0009]
    In the present invention, a method for forming capacitor of a dynamic random access memory cell. The method comprises providing a substrate and the word line structures formed thereon. A first dielectric layer is deposited on the substrate and the word line structures. A first polysilicon layer is deposited to form bit line contacts and bit lines. A second dielectric layer is formed on the first dielectric layer and the bit lines. The partial second dielectric layer is removed to form at least a wall structure in the second dielectric layer. The partial second dielectric layer and partial first dielectric layer are removed to form a capacitor contact opening. A second polysilicon is deposited into the capacitor contact opening and on the wall structure and the second dielectric layer. The partial second polysilicon is removed to form a capacitor node whereby a side-wall of the capacitor node is adjacent to the wall structure.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0010]
    A better understanding of the invention may be derived by reading the following detailed description with reference to the accompanying drawing wherein:
  • [0011]
    [0011]FIG. 1 is a cross-sectional schematic diagram illustrating a DRAM cell of a COB structure in accordance with the prior art; and
  • [0012]
    FIGS. 2A-2E are a series of cross-sectional schematic diagrams illustrating a DRAM cell of a COB structure manufactured in accordance with the present invention.
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • [0013]
    The semiconductor devices of the present invention are applicable to a board range of semiconductor devices and can be fabricated from a variety of semiconductor materials. While the invention is described in terms of a single preferred embodiment, those skilled in the art will recognize that many steps described below can be altered without departing from the spirit and scope of the invention.
  • [0014]
    Furthermore, there is shown a representative portion of a semiconductor structure of the present invention in enlarged, cross-sections of the two dimensional views at several stages of fabrication. The drawings are not necessarily to scale, as the thickness of the various layers are shown for clarify of illustration and should not be interpreted in a limiting sense. Accordingly, these regions will have dimensions, including length, width and depth, when fabricated in an actual device.
  • [0015]
    In the present invention, a method for forming a memory device comprises providing a semiconductor substrate and thereon a plurality of gate structures formed. A first dielectric layer is deposited on the semiconductor substrate and the gate structures. The first dielectric layer is then etched to form a plurality of first contact openings. Next, a first polysilicon is deposited into the first contact openings and on the first dielectric layer to form a plurality of first contacts and first conductive lines on the first dielectric layer. The first conductive lines are connected to the first contacts. Next, the second dielectric layer is etched to form at least a wall structure in the second dielectric layer. The second dielectric layer and the first dielectric layer are etched to form a second contact opening. A second polysilicon is deposited into the second opening and on the wall structure and the second dielectric layer. The second polysilicon is planarized and the second polysilicon is etched to form a second conductive node whereby a side-wall of the second conductive node is adjacent to the wall structure.
  • [0016]
    One embodiment of the present invention is depicted in FIGS. 2A-2E. Shown in FIG. 2A, a semiconductor substrate 10 is provided and thereon a multitude of devices 12, such as gate structures (word line), are formed. Of course, there may be some source/drain regions and isolation device (not shown), such as field oxide, are formed in and on the semiconductor substrate 10. A tungsten silicide layer 13 is on the gate structures 12 and then a first dielectric layer 11, such as inter-polysilicon dielectric (IPD) or polycide, is deposited on the tungsten silicide layer 13 and the semiconductor substrate 10. Next, a multitude of conductive lines 14, such as bit lines, constituted of polysilicon deposited in and on the contact holes in the first dielectric layer 11 may be shown. Further, a tungsten silicide layer 15 is also formed on the conductive lines 14.
  • [0017]
    Referring to FIG. 2B, a second dielectric layer 25, such as inter-polysilicon dielectric layer, is subsequently deposited over the first dielectric layer 11 and the tungsten silicide layer 15. To be specific, in FIG. 2B, the second dielectric layer 25 is constituted of a first portion 16 and a second portion 17 for the following illustrations. In fact, the first portion 16 and the second portion 17 are the second dielectric layer 25. Next, a mask of wall structures 18 is on the second portion 17 for forming a multitude of wall structures.
  • [0018]
    Next, as a key step of the present invention depicted in FIG. 2C, the second portion 17 of the second dielectric layer 25 are etched by using the mask of wall structures 18 as an etch mask. A multitude of wall structures 19 are remained after etch of the second portion 17. The wall structures 19 are also constituted of the second dielectric layer 25 and protruded on the first portion 16 of the second dielectric layer 25.
  • [0019]
    Next, a pattern of capacitor contacts (not shown) is first transferred on the first portion 16. Then the first portion 16 of the second dielectric layer 25 and the first dielectric layer 11 are etched to form some capacitor contact openings. Next, a polysilicon layer 20, such as silicon nitride, is deposited into the capacitor contact openings, the wall structures 19, and the first portion 16 of the second dielectric layer 25 to form the capacitor contacts 22.
  • [0020]
    Next, referring to FIG. 2E, the polysilicon layer 20 is first planarized by the method of chemical mechanical polishing. A pattern of capacitor node structures (not shown) is transferred on the polysilicon layer 20 and thereafter the polysilicon layer 20 is etched to form multitude of capacitor node structures 21 connected to the capacitor contacts 22. To be specific, the wall structures 19 are parallel to and around the capacitor node structures 21. The wall structures 19 can protect the capacitor node structures 21 from water or mega-sonic flow during the subsequent clean step and further reduce the risk of removal of the capacitor node structures 21.
  • [0021]
    While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7375027Oct 12, 2004May 20, 2008Promos Technologies Inc.Method of providing contact via to a surface
Classifications
U.S. Classification438/253, 257/E21.011, 257/E21.648
International ClassificationH01L21/02, H01L21/8242
Cooperative ClassificationH01L28/60, H01L27/10852
European ClassificationH01L27/108M4B2
Legal Events
DateCodeEventDescription
Feb 16, 2001ASAssignment
Apr 12, 2006REMIMaintenance fee reminder mailed
Sep 25, 2006LAPSLapse for failure to pay maintenance fees
Nov 21, 2006FPExpired due to failure to pay maintenance fee
Effective date: 20060924