US20020113724A1 - Code independent charge transfer scheme for switched-capacitor digital-to-analog converter - Google Patents

Code independent charge transfer scheme for switched-capacitor digital-to-analog converter Download PDF

Info

Publication number
US20020113724A1
US20020113724A1 US09/785,690 US78569001A US2002113724A1 US 20020113724 A1 US20020113724 A1 US 20020113724A1 US 78569001 A US78569001 A US 78569001A US 2002113724 A1 US2002113724 A1 US 2002113724A1
Authority
US
United States
Prior art keywords
switching circuit
capacitor
switched
digital code
dac system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/785,690
Other versions
US6437720B1 (en
Inventor
Guangming Yin
Bo Zhang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Synaptics Inc
Conexant Systems LLC
Original Assignee
Conexant Systems LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Conexant Systems LLC filed Critical Conexant Systems LLC
Priority to US09/785,690 priority Critical patent/US6437720B1/en
Assigned to CONEXANT SYSTEMS, INC. reassignment CONEXANT SYSTEMS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: YIN, GUANGMING, ZHANG, BO
Application granted granted Critical
Publication of US6437720B1 publication Critical patent/US6437720B1/en
Publication of US20020113724A1 publication Critical patent/US20020113724A1/en
Assigned to BANK OF NEW YORK TRUST COMPANY, N.A. reassignment BANK OF NEW YORK TRUST COMPANY, N.A. SECURITY AGREEMENT Assignors: CONEXANT SYSTEMS, INC.
Assigned to CONEXANT SYSTEMS, INC. reassignment CONEXANT SYSTEMS, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A. (FORMERLY, THE BANK OF NEW YORK TRUST COMPANY, N.A.)
Assigned to THE BANK OF NEW YORK, MELLON TRUST COMPANY, N.A. reassignment THE BANK OF NEW YORK, MELLON TRUST COMPANY, N.A. SECURITY AGREEMENT Assignors: BROOKTREE BROADBAND HOLDING, INC., CONEXANT SYSTEMS WORLDWIDE, INC., CONEXANT SYSTEMS, INC., CONEXANT, INC.
Assigned to CONEXANT, INC., CONEXANT SYSTEMS, INC., BROOKTREE BROADBAND HOLDING, INC., CONEXANT SYSTEMS WORLDWIDE, INC. reassignment CONEXANT, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Assigned to LAKESTAR SEMI INC. reassignment LAKESTAR SEMI INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: CONEXANT SYSTEMS, INC.
Assigned to CONEXANT SYSTEMS, INC. reassignment CONEXANT SYSTEMS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LAKESTAR SEMI INC.
Assigned to CONEXANT SYSTEMS, LLC reassignment CONEXANT SYSTEMS, LLC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: CONEXANT SYSTEMS, INC.
Assigned to SYNAPTICS INCORPORATED reassignment SYNAPTICS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CONEXANT SYSTEMS, LLC
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION reassignment WELLS FARGO BANK, NATIONAL ASSOCIATION SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SYNAPTICS INCORPORATED
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0634Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
    • H03M1/0656Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
    • H03M1/066Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching
    • H03M1/0663Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching using clocked averaging
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/80Simultaneous conversion using weighted impedances
    • H03M1/802Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
    • H03M1/804Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution

Definitions

  • the disclosure relates to switched-capacitor digital-to-analog (DAC) converter circuitry in which crossing switches for each capacitor are used thereby eliminating any cross interference between blocks sharing the same reference voltages.
  • DAC digital-to-analog
  • Switched-capacitor digital-to-analog (DAC) converters are popular blocks in mixed-signal chips. Differential structures are typically used in switched-capacitor DAC to suppress noise and odd order harmonic distortion.
  • control signals ⁇ 1 and ⁇ 2 (timing signals) operate in two non-overlapping time intervals (or clock phases).
  • DAC 10 samples a reference voltage and during clock phase ⁇ 2 transfers charge to integrator 20 together with negative reference v ref n 12 ( ⁇ v ref ) and positive reference v ref p 11 (+v ref ).
  • Reference voltages v ref p 11 and v ref n 12 may be considered as input voltages to DAC 10 .
  • Integrator 20 includes an operational amplifier (op amp) 21 , a first integrator capacitor 22 connected between non-inverting output lead 23 and inverting input lead 24 , and a second integrator capacitor 25 connected between inverting output lead 26 and non-inverting input lead 27 .
  • op amp operational amplifier
  • Switched-capacitor DAC 10 includes input lines 11 and 12 receiving the positive and negative terminals of a reference voltage v ref .
  • a first set of input capacitors 13 are coupled to input lines 11 and 12 through a first switching circuit 14 and to the input leads 24 and 27 of op amp 21 through a second switching circuit 15 .
  • a second set of input capacitors 16 as part of a fully differential structure are similarly coupled to input lines 11 and 12 through first switching circuit 14 and to input leads 24 and 27 of op amp 21 through second switching circuit 15 .
  • Capacitors 13 and 16 sample (i.e., are charged by) the reference voltage v ref through switching circuit 14 and transfer charge to capacitors 22 and 25 through switching circuit 15 .
  • the values of capacitors 13 and 16 are preferably equal as are the values of capacitors 22 and 25 .
  • y i and y ib can be derived from a binary (or 2's complementary) code to thermometer code converter.
  • Switching circuit 15 includes switches 19 and 30 , switches 19 being controlled by signal ⁇ 1 alone and switches 30 being controlled by signals ⁇ 2 alone see FIG. 1.
  • Switching circuit 14 includes a first set of switches 17 connected between input lines 11 and the left plate of capacitors 13 .
  • a second switch 18 is connected between input lines 12 and the left plate of capacitor 13 .
  • a set of switches 17 are connected between input lines 12 and the left plate of capacitors 16 .
  • a set of switches 18 are connected between input line 11 and the left plate of capacitors 16 .
  • Switching circuit 15 includes a first switch 19 connected between the right plate of capacitors 13 and the inverting input lead 24 of op amp 21 and similarly a second switch 19 connected between the right plate of capacitors 16 and the non-inverting input lead 27 of op amp 21 .
  • a switch 30 is connected between the right plate of capacitors 13 and the non-inverting input lead 24 of op amp 21 .
  • a switch 30 is connected between the right plate of capacitor 16 and the non-inverting input lead 27 of op amp 21 .
  • Switches 19 are controlled by a control signal ⁇ 1 while switches 30 are controlled by a control
  • input capacitors 13 and 16 operate to sample reference voltages 11 and 12 through switching circuit 14 and transfer charge to integrating capacitors 22 and 25 through switching circuit 15 .
  • the arrangement of input capacitors enables reference voltages to be sampled during both time intervals and charge to be transferred during both time intervals.
  • the timing diagram of FIG. 1 assumes that the digital code signal y 1 remains stable during a single period of signals ⁇ 1 and ⁇ 2 .
  • the DAC of FIG. 2 operates effectively to draw charge from references v ref p and v ref n and the charge depends on the previous digital code. Since references v ref p and v ref n always have certain output impedance, the derivative of the output signals 32 and 33 will ride on the references, thereby creating cross coupling and interference with other circuit blocks sharing the same references.
  • An exemplary embodiment of the present invention relates to a switched-capacitor DAC system configured to receive a digital code signal.
  • the DAC system includes a first switched-capacitor branch 80 and a second switched-capacitor branch which are dependent on the digital code signals. Further, the DAC system includes another switching circuit that includes a first and second sampling switch and a first and second discharge switch. The first and second sampling switches operate substantially in unison to sample signals from the first branch circuit and the second branch circuit and provide an output to an integrator.
  • Another exemplary embodiment of the present invention relates to a switched-capacitor DAC system configured to receive a digital code signal.
  • the DAC system includes at least one digital code dependent switching circuit, receiving the digital code signal.
  • the DAC system also includes at least one reference input switching circuit. Then the at least one reference input switching circuit isolates from the digital code dependent switching circuit by at least one capacitor.
  • Yet another exemplary embodiment of the present invention relates to a switched-capacitor DAC system configured to receive a digital code signal having an integrator circuit including an op amp having first and second input leads, first and second output leads, and first and second integrator capacitors respectively connected between the first and second input leads and the first and second output leads.
  • the DAC system includes a first switching circuit coupled to a reference input. The first switching circuit output is dependent on the digital code signal.
  • the DAC system also includes at least one first input capacitor to be charged through the reference inputs and the first switching circuit. Further, the DAC system includes a second switching circuit coupled to the reference input. The first switching circuit output is dependent on the digital code signal.
  • the DAC system includes at least one second input capacitor to be charged by the output of the second switching circuit.
  • the DAC system includes a third switching circuit that includes at least one switch responding according to the digital code signal and at least one switch responding to the complement of the digital code signal. The third switching circuit is coupled to the output of the first switching circuit through at least one capacitor.
  • a fourth switching circuit includes at least one switch responsive to the digital code signal and at least one switch responsive to the complement of the digital code signal. The fourth switching circuit is coupled to the output of the second switching circuit through at least one capacitor.
  • a fifth switching circuit includes a first switch coupled to the third switching circuit and receiving signals according to the digital code and the first switch coupled to the fourth switching circuit configured to receive signals according to the complement of the digital code.
  • the fifth switching circuit also including a second switch coupled to the third switching circuit and receiving a signal according to the complement of the digital code and the second switch coupled to the fourth switching circuit and receiving a signal according to the digital code.
  • the fifth switching circuit being coupled to the input of the integrator circuit.
  • FIG. 2 is a circuit diagram of a switched-capacitor digital-to-analog converter of the prior art.
  • FIG. 3 is an inverted switched-capacitor digital-to-analog converter which draws code-independent charge from references.
  • a digital-to-analog converter 40 plus integrator 45 which has two crossing switches 74 and 78 for capacitors 77 and 80 respectively, are placed on the op amp side of converter 40 controlled by clock phase ⁇ 2 . Because, in each clock period, each reference will draw the same charge from the DAC switching operation, cross interference between blocks sharing the same references will be eliminated.
  • a reference signal v ref p is supplied to inputs 51 and 52 which are coupled to switches 53 and 54 respectively and signal v ref n are applied to inputs 55 and 56 which are coupled to switches 57 and 58 respectively.
  • Switches 53 and 58 are controlled by clock phase ⁇ 1 while switches 54 and 57 are controlled by clock phase ⁇ 2 (clock phases see FIG. 1).
  • Switches 57 and 53 (making up a first input or a first reference switching circuit) are coupled to the left plate of capacitors 60 while switches 58 and 54 (making up a second input or a second reference switching circuit) are coupled to the left plate of capacitors 61 . Therefore, dependent on the states of switches 57 or 53 , capacitors 60 are charged accordingly. Similarly, depending on the states of switches 58 and 54 , capacitors 61 are charged according to input references v ref n and v ref p .
  • a second switching circuit 70 includes a switch 71 having an input coupled to the right hand plate of capacitors 60 according to digital code y ib and an input coupled to the right hand plate of capacitor 61 according to digital code complement y 1 . Switch 71 is controlled by clock phase ⁇ 1 and is coupled to ground 72 .
  • Switching circuit 70 also includes a switch 73 that is coupled on its input side to the right hand plate of capacitors 61 according to the digital code y ib and to the right hand plate of capacitors 60 according to digital code complement y i and is coupled to ground 72 on the output side. Switch 73 is controlled by clock phase ⁇ 1 and is coupled to ground 72 . Switching circuit 70 also includes a switch 74 , controlled by clock phase ⁇ 2 that is coupled, on the input side, to the right hand plate of capacitors 60 according to digital code y i and to the right handplate of capacitors 61 according to digital code complement y ib and coupled to inverting input lead 75 to op amp 76 and to integrating capacitor 77 .
  • Switching circuit 70 further includes switch 78 , coupled to the right hand plate of capacitors 60 according to digital code complement y ib and the right handplate of capacitors 61 according to digital code y i on the input side and to non-inverting input 79 of op amp 76 and to integrating capacitor 80 on the output side.
  • switch 74 receives a v ref n signal according to digital code according to switches 62 and 57 and v ref p according to digital code complement determined by switches 65 and 54 in complementary branch 81 .
  • switch 78 receives a signal, when ⁇ 2 is high from v ref n based on complementary digital code switch 64 and switch 57 in branch 80 and v ref p according to digital code switch 63 and switch 54 in branch 80 .
  • Switching circuits 70 , 80 and 81 are configured to provide a differential signal to integrator 45 of DAC 40 in such a manner as to allow isolation of reference inputs 51 , 52 , 55 , and 56 from the digital code inputs.
  • switching circuit 70 is an effective structure for carrying out the functions required for isolation, other circuits may be applied without departing from the scope of the invention.

Abstract

A switched-capacitor digital-to-analog converter circuit is disclosed. The switched-capacitor digital-to-analog converter circuit includes crossing switches for each capacitor branch, the crossing switches are used to eliminate cross interference between digital-to-analog converter blocks sharing the same reference voltages.

Description

    FIELD OF THE INVENTION
  • The disclosure relates to switched-capacitor digital-to-analog (DAC) converter circuitry in which crossing switches for each capacitor are used thereby eliminating any cross interference between blocks sharing the same reference voltages. [0001]
  • BACKGROUND OF THE INVENTION
  • Switched-capacitor digital-to-analog (DAC) converters are popular blocks in mixed-signal chips. Differential structures are typically used in switched-capacitor DAC to suppress noise and odd order harmonic distortion. [0002]
  • Referring now to FIG. 1, as is conventional for a switched-capacitor circuit, control signals Φ[0003] 1 and Φ2 (timing signals) operate in two non-overlapping time intervals (or clock phases).
  • With each input capacitor's equal size (a m bit DAC has [0004] 2 m−1=n unit element capacitors) or multiple of unit size capacitor for better matching, a typical implementation of a fully differential switched-capacitor DAC is depicted in FIG. 2, in which a prior art switched-capacitor DAC system is shown including a DAC 10 and an integrator 20. During clock phase Φ1, DAC 10 samples a reference voltage and during clock phase Φ2 transfers charge to integrator 20 together with negative reference vref n 12 (−vref) and positive reference vref p 11 (+vref). Reference voltages v ref p 11 and v ref n 12 may be considered as input voltages to DAC 10. Integrator 20 includes an operational amplifier (op amp) 21, a first integrator capacitor 22 connected between non-inverting output lead 23 and inverting input lead 24, and a second integrator capacitor 25 connected between inverting output lead 26 and non-inverting input lead 27.
  • Switched-[0005] capacitor DAC 10 includes input lines 11 and 12 receiving the positive and negative terminals of a reference voltage v ref. A first set of input capacitors 13 are coupled to input lines 11 and 12 through a first switching circuit 14 and to the input leads 24 and 27 of op amp 21 through a second switching circuit 15. A second set of input capacitors 16 as part of a fully differential structure are similarly coupled to input lines 11 and 12 through first switching circuit 14 and to input leads 24 and 27 of op amp 21 through second switching circuit 15. Capacitors 13 and 16 sample (i.e., are charged by) the reference voltage vref through switching circuit 14 and transfer charge to capacitors 22 and 25 through switching circuit 15. The values of capacitors 13 and 16 are preferably equal as are the values of capacitors 22 and 25.
  • Depending on the individual digital code signal y[0006] i and yib, where yib is the complement of yi, i=1, 2, . . . n. If all yi equal to 1 represents maximum value of DAC and all yi equal to 0 represents minimum value of DAC. To an m bit DAC, yi and yib can be derived from a binary (or 2's complementary) code to thermometer code converter. Switching circuit 14 includes switches 17 which are controlled by combination logic Φ1 yi2 yib of (timing signal) Φ1, Φ2 and digital code yi and yib, where i=1,2, . . . , n and the switches 18 which are controlled by a different way of Φ1 yi2 yib of Φ1, Φ2 and digital code yi and yib, where i=1,2, . . . , n. Switching circuit 15 includes switches 19 and 30, switches 19 being controlled by signal Φ1 alone and switches 30 being controlled by signals Φ2 alone see FIG. 1.
  • [0007] Switching circuit 14 includes a first set of switches 17 connected between input lines 11 and the left plate of capacitors 13. A second switch 18 is connected between input lines 12 and the left plate of capacitor 13. A set of switches 17 are connected between input lines 12 and the left plate of capacitors 16. A set of switches 18 are connected between input line 11 and the left plate of capacitors 16. Switching circuit 15 includes a first switch 19 connected between the right plate of capacitors 13 and the inverting input lead 24 of op amp 21 and similarly a second switch 19 connected between the right plate of capacitors 16 and the non-inverting input lead 27 of op amp 21. A switch 30 is connected between the right plate of capacitors 13 and the non-inverting input lead 24 of op amp 21. Similarly, a switch 30 is connected between the right plate of capacitor 16 and the non-inverting input lead 27 of op amp 21. Switches 19 are controlled by a control signal Φ1 while switches 30 are controlled by a control signal Φ2.
  • As should be readily understood by those skilled in the art, [0008] input capacitors 13 and 16 operate to sample reference voltages 11 and 12 through switching circuit 14 and transfer charge to integrating capacitors 22 and 25 through switching circuit 15. The arrangement of input capacitors enables reference voltages to be sampled during both time intervals and charge to be transferred during both time intervals. The timing diagram of FIG. 1 assumes that the digital code signal y1 remains stable during a single period of signals Φ1 and Φ2. The DAC of FIG. 2 operates effectively to draw charge from references vref p and vref n and the charge depends on the previous digital code. Since references vref p and vref n always have certain output impedance, the derivative of the output signals 32 and 33 will ride on the references, thereby creating cross coupling and interference with other circuit blocks sharing the same references.
  • Accordingly, there is a need for a code-independent charge transfer scheme for switched-capacitor digital-to-analog converters which reduces complexity of the voltage references and achieves signal-independent charge drawn from the reference, without the use of multiple references or dummy circuitry or without using references with very low output impedance. [0009]
  • SUMMARY OF THE INVENTION
  • An exemplary embodiment of the present invention relates to a switched-capacitor DAC system configured to receive a digital code signal. The DAC system includes a first switched-[0010] capacitor branch 80 and a second switched-capacitor branch which are dependent on the digital code signals. Further, the DAC system includes another switching circuit that includes a first and second sampling switch and a first and second discharge switch. The first and second sampling switches operate substantially in unison to sample signals from the first branch circuit and the second branch circuit and provide an output to an integrator.
  • Another exemplary embodiment of the present invention relates to a switched-capacitor DAC system configured to receive a digital code signal. The DAC system includes at least one digital code dependent switching circuit, receiving the digital code signal. The DAC system also includes at least one reference input switching circuit. Then the at least one reference input switching circuit isolates from the digital code dependent switching circuit by at least one capacitor. [0011]
  • Yet another exemplary embodiment of the present invention relates to a switched-capacitor DAC system configured to receive a digital code signal having an integrator circuit including an op amp having first and second input leads, first and second output leads, and first and second integrator capacitors respectively connected between the first and second input leads and the first and second output leads. The DAC system includes a first switching circuit coupled to a reference input. The first switching circuit output is dependent on the digital code signal. The DAC system also includes at least one first input capacitor to be charged through the reference inputs and the first switching circuit. Further, the DAC system includes a second switching circuit coupled to the reference input. The first switching circuit output is dependent on the digital code signal. Further still, the DAC system includes at least one second input capacitor to be charged by the output of the second switching circuit. Yet further still, the DAC system includes a third switching circuit that includes at least one switch responding according to the digital code signal and at least one switch responding to the complement of the digital code signal. The third switching circuit is coupled to the output of the first switching circuit through at least one capacitor. Yet further still, a fourth switching circuit includes at least one switch responsive to the digital code signal and at least one switch responsive to the complement of the digital code signal. The fourth switching circuit is coupled to the output of the second switching circuit through at least one capacitor. Yet further still, a fifth switching circuit includes a first switch coupled to the third switching circuit and receiving signals according to the digital code and the first switch coupled to the fourth switching circuit configured to receive signals according to the complement of the digital code. The fifth switching circuit also including a second switch coupled to the third switching circuit and receiving a signal according to the complement of the digital code and the second switch coupled to the fourth switching circuit and receiving a signal according to the digital code. The fifth switching circuit being coupled to the input of the integrator circuit. [0012]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention will become more fully understood from the following detailed description, taken in conjunction with the accompanying drawings, wherein like reference numerals refer to like elements, in which: [0013]
  • FIG. 1 is a timing diagram of clock phases Φ[0014] 1, Φ2 and digital code y1, where i=1, . . . , n;
  • FIG. 2 is a circuit diagram of a switched-capacitor digital-to-analog converter of the prior art; and [0015]
  • FIG. 3 is an inverted switched-capacitor digital-to-analog converter which draws code-independent charge from references.[0016]
  • DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS
  • Referring to FIG. 3, a digital-to-[0017] analog converter 40 plus integrator 45, which has two crossing switches 74 and 78 for capacitors 77 and 80 respectively, are placed on the op amp side of converter 40 controlled by clock phase Φ2. Because, in each clock period, each reference will draw the same charge from the DAC switching operation, cross interference between blocks sharing the same references will be eliminated.
  • In operation, a reference signal v[0018] ref p is supplied to inputs 51 and 52 which are coupled to switches 53 and 54 respectively and signal vref n are applied to inputs 55 and 56 which are coupled to switches 57 and 58 respectively. Switches 53 and 58 are controlled by clock phase Φ1 while switches 54 and 57 are controlled by clock phase Φ2 (clock phases see FIG. 1). Switches 57 and 53 (making up a first input or a first reference switching circuit) are coupled to the left plate of capacitors 60 while switches 58 and 54 (making up a second input or a second reference switching circuit) are coupled to the left plate of capacitors 61. Therefore, dependent on the states of switches 57 or 53, capacitors 60 are charged accordingly. Similarly, depending on the states of switches 58 and 54, capacitors 61 are charged according to input references vref n and vref p .
  • A digital code signal is applied to [0019] switches 62 and 63, designated by yi, where i=1, 2, . . . , n. Accordingly, switches 64 and switches 65 receive the complement of the digital code, designated as yib, where yib is the complement of yi and i=1, 2, . . . , n. A second switching circuit 70 includes a switch 71 having an input coupled to the right hand plate of capacitors 60 according to digital code yib and an input coupled to the right hand plate of capacitor 61 according to digital code complement y1. Switch 71 is controlled by clock phase Φ1 and is coupled to ground 72. Switching circuit 70 also includes a switch 73 that is coupled on its input side to the right hand plate of capacitors 61 according to the digital code yib and to the right hand plate of capacitors 60 according to digital code complement yi and is coupled to ground 72 on the output side. Switch 73 is controlled by clock phase Φ1 and is coupled to ground 72. Switching circuit 70 also includes a switch 74, controlled by clock phase Φ2 that is coupled, on the input side, to the right hand plate of capacitors 60 according to digital code yi and to the right handplate of capacitors 61 according to digital code complement yib and coupled to inverting input lead 75 to op amp 76 and to integrating capacitor 77. Switching circuit 70 further includes switch 78, coupled to the right hand plate of capacitors 60 according to digital code complement yib and the right handplate of capacitors 61 according to digital code yi on the input side and to non-inverting input 79 of op amp 76 and to integrating capacitor 80 on the output side.
  • Accordingly, switch [0020] 74 receives a vref n signal according to digital code according to switches 62 and 57 and vref p according to digital code complement determined by switches 65 and 54 in complementary branch 81. Conversely, switch 78 receives a signal, when Φ2 is high from vref n based on complementary digital code switch 64 and switch 57 in branch 80 and vref p according to digital code switch 63 and switch 54 in branch 80.
  • According to scheme, charges drawing from [0021] references 51, 52, 55, and 56 are same during each clock period. Therefore, charge drawing from references 51, 52, 55, and 56 are completely independent of the digital code according to switches 62, 63, 64, and 65. Since other blocks on the same die can share the same references without concerning interfering from each other, this results in the saving of power, die area, and/or external components. Therefore, by utilizing the structure depicted in FIG. 3, isolation between each and every digital-to-analog converter block using this structure is accomplished.
  • [0022] Switching circuits 70, 80 and 81 are configured to provide a differential signal to integrator 45 of DAC 40 in such a manner as to allow isolation of reference inputs 51, 52, 55, and 56 from the digital code inputs. However, it should be noted that although switching circuit 70 is an effective structure for carrying out the functions required for isolation, other circuits may be applied without departing from the scope of the invention.
  • It is understood that, while the detailed drawings and specific examples given describe exemplary embodiments of the present invention, they are for the purposes of illustration only. The apparatus and method in the invention is not limited to the precise details, circuitry, and functioning disclosed. For example, although particular circuitry configurations are shown, other paths which may be functionally equivalent may be made as part of the scope of the invention. Accordingly, various changes may be made without departing from the scope of the present invention as defined in the following claims. [0023]

Claims (20)

What is claimed is:
1. A switched-capacitor DAC system configured to receive a digital code signal, the DAC system comprising:
a first switched capacitor branch circuit including a reference switching circuit that is dependent on the digital code signal;
a second branch circuit including a reference switching circuit that is independent of the digital code signal; and
a third switching circuit including a first and second sampling switch and a first and second discharge switch, the first and second sampling switches operating substantially in unison to sample signals from the first branch circuit and the second branch circuit and providing an output to an integrator.
2. The switched capacitor DAC system of claim 1, wherein the first branch circuit receives a positive reference signal and a negative reference signal.
3. The switched capacitor DAC system of claim 2, wherein the second branch circuit receives a positive reference signal and a negative reference signal.
4. The switched capacitor DAC system of claim 3, wherein the first branch and the second branch switch between the positive reference and the negative reference according to two different timing signals.
5. The switched capacitor DAC system of claim 1, wherein the reference switching circuits of the first and second branches are isolated from at least one code dependent circuit, by at least one capacitor.
6. The switched capacitor DAC system of claim 1, wherein the integrator includes an op amp circuit.
7. The switched capacitor DAC system of claim 6, wherein the integrator includes at least one capacitor.
8. The switched capacitor DAC system of claim 1, wherein the first and second branch circuits each include more than one capacitor.
9. A switched-capacitor DAC system configured to receive a digital code signal, the DAC system comprising:
at least one digital code dependent switching circuit, receiving the digital code signal; and
at least one reference input switching circuit, the at least one reference input switching circuit isolated from the digital code dependent switching circuit by at least one capacitor.
10. The switched capacitor DAC system of claim 9, wherein the at least one reference input switching circuit receives a positive reference signal and a negative reference signal.
11. The switched capacitor DAC system of claim 10 wherein the at least one reference input switching circuit switches between the positive reference and the negative reference according to two different timing signals.
12. The switched-capacitor DAC system of claim 9, wherein the at least one digital code dependent switching circuit is coupled to an integrator.
13. The switched-capacitor DAC system of claim 12, wherein the integrator includes an op amp circuit.
14. The switched capacitor DAC system of claim 13, wherein the integrator includes at least one capacitor.
15. A switched-capacitor DAC system configured to receive a digital code signal having an integrator circuit including an op amp having first and second input leads, first and second output leads, and first and second integrator capacitors respectively connected between the first and second input leads and the first and second output leads, the DAC system comprising:
a first switching circuit coupled to a reference input, the first switching circuit output being dependent on the digital code signal;
at least one first input capacitor to be charged through the reference inputs and the first switching circuit;
a second switching circuit coupled to the reference input, the first switching circuit output being dependent on the digital code signal;
at least one second input capacitor to be charged by the output of the second switching circuit;
a third switching circuit including at least one switch responding according to the digital code signal and at least one switch responding to the complement of the digital code signal, the second switching circuit being coupled to the output of the first switching circuit through at least one capacitor;
a fourth switching circuit including at least one switch responsive to the digital code signal and at least one switch responsive to the complement of the digital code signal, the fourth switching circuit being coupled to the output of the second switching circuit through at least one capacitor;
a fifth switching circuit including a first switch coupled to the third switching circuit and receiving signals according to the digital code and the first switch coupled to the fourth switching circuit and configured to receive signals according to the complement of the digital code, the fifth switching circuit also including a second switch coupled to the third switching circuit and receiving a signal according to the complement of the digital code and the second switch coupled to the fourth switching circuit and receiving a signal according to the digital code, the fifth switching circuit being coupled to the input of the integrator circuit.
16. The switched-capacitor DAC system of claim 15, wherein the integrator includes at least one capacitor.
17. The switched-capacitor DAC system of claim 15, wherein the first switching circuit is driven by at least two timing signals.
18. The switched-capacitor DAC system of claim 15, wherein the second switching circuit is driven by at least two timing signals.
19. The switched-capacitor DAC system of claim 15, wherein the fifth switching circuit is driven by at least two timing signals.
20. The switched-capacitor DAC system of claim 19, wherein the first and second switching circuits are each driven by at least two timing signals.
US09/785,690 2001-02-16 2001-02-16 Code independent charge transfer scheme for switched-capacitor digital-to-analog converter Expired - Lifetime US6437720B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/785,690 US6437720B1 (en) 2001-02-16 2001-02-16 Code independent charge transfer scheme for switched-capacitor digital-to-analog converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/785,690 US6437720B1 (en) 2001-02-16 2001-02-16 Code independent charge transfer scheme for switched-capacitor digital-to-analog converter

Publications (2)

Publication Number Publication Date
US6437720B1 US6437720B1 (en) 2002-08-20
US20020113724A1 true US20020113724A1 (en) 2002-08-22

Family

ID=25136324

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/785,690 Expired - Lifetime US6437720B1 (en) 2001-02-16 2001-02-16 Code independent charge transfer scheme for switched-capacitor digital-to-analog converter

Country Status (1)

Country Link
US (1) US6437720B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040131131A1 (en) * 2003-01-03 2004-07-08 Peach Charles T. Double-sampled, sample-and-hold circuit with downconversion
US20070197184A1 (en) * 2006-02-23 2007-08-23 Yerazunis William S Method and apparatus for minimizing harmonic interference in synchronous radio receivers by apodization

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6720799B2 (en) * 2001-01-11 2004-04-13 Broadcom Corporation Replica network for linearizing switched capacitor circuits
US6744394B2 (en) * 2002-05-10 2004-06-01 02Micro International Limited High precision analog to digital converter
TW586264B (en) * 2003-04-14 2004-05-01 Realtek Semiconductor Corp Amplifying circuit
US20050035891A1 (en) * 2003-08-14 2005-02-17 Tripath Technology, Inc. Digital-to-analog converter with level control
US7049990B2 (en) * 2003-09-05 2006-05-23 Broadcom Corporation Single loop feed-forward modulator with summing flash quantizer and multi-bit feedback
TW595091B (en) * 2003-09-08 2004-06-21 Realtek Semiconductor Corp Low pass filter
US20050151576A1 (en) * 2003-09-23 2005-07-14 Chao-Cheng Lee Adjustable impedance circuit
US7315200B2 (en) * 2004-03-31 2008-01-01 Silicon Labs Cp, Inc. Gain control for delta sigma analog-to-digital converter
US7057544B2 (en) * 2004-05-19 2006-06-06 Skyworks Solutions, Inc. Direct charge transfer digital to analog converter having a single reference voltage
US7102558B2 (en) * 2004-08-20 2006-09-05 Microchip Technology Incorporated Five-level feed-back digital-to-analog converter for a switched capacitor sigma-delta analog-to-digital converter
US7034737B1 (en) * 2005-03-28 2006-04-25 Faraday Technology Corp. Switched capacitor circuits
GB2425416B (en) * 2005-04-19 2009-10-14 Wolfson Microelectronics Plc Improved switched capacitor DAC
TWI259662B (en) * 2005-05-18 2006-08-01 Ite Tech Inc Signal converting apparatus for integrated analog-to-digital converter and digital-to-analog converter and integrator unit thereof
KR100660886B1 (en) * 2005-11-08 2006-12-26 삼성전자주식회사 Digital analog converter using capacitor and operational amplifier
TWI281322B (en) * 2005-11-29 2007-05-11 Alpha Imaging Technology Corp Digital analog converter apparatus and digital analog converter thereof
US7598894B2 (en) * 2007-10-19 2009-10-06 Himax Technologies Limited Source driver and digital-to-analog converter thereof
US7843232B2 (en) * 2009-02-27 2010-11-30 Atmel Corporation Dual mode, single ended to fully differential converter structure
TWI388849B (en) * 2009-04-07 2013-03-11 Ite Tech Inc Capacitor interface circuit
US7852254B1 (en) * 2009-06-23 2010-12-14 Mstar Semiconductor, Inc. 1-bit cell circuit used in a pipelined analog to digital converter
US8031099B2 (en) * 2009-12-23 2011-10-04 Integrated Device Technology, Inc. Analog/digital or digital/analog conversion system having improved linearity
US8344922B2 (en) * 2010-08-03 2013-01-01 Crest Semiconductors, Inc. Digital-to-analog converter with code independent output capacitance
WO2014061253A1 (en) * 2012-10-19 2014-04-24 旭化成エレクトロニクス株式会社 D/a converter
US10938397B2 (en) 2016-11-03 2021-03-02 University Of Washington Recording channels for biopotential signals

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4370632A (en) 1981-05-08 1983-01-25 Motorola, Inc. Multiple function operational amplifier circuit
US5245344A (en) 1991-01-15 1993-09-14 Crystal Semiconductor High order switched-capacitor filter with dac input
US5162801A (en) 1991-12-02 1992-11-10 Hughes Aircraft Company Low noise switched capacitor digital-to-analog converter
US5719576A (en) * 1992-07-13 1998-02-17 Siemens Aktiengesellschaft Capacitor array digital/analog converter with compensation array for stray capacitance
US5363102A (en) * 1993-03-26 1994-11-08 Analog Devices, Inc. Offset-insensitive switched-capacitor gain stage
US5412387A (en) 1993-04-06 1995-05-02 Analog Devices, Inc. Error reduction in switched capacitor digital-to-analog converter systems by balanced sampling
US5563597A (en) * 1994-06-06 1996-10-08 Analog Devices, Inc. Switched-capacitor one-bit digital-to-analog converter with low sensitivity to op-amp offset voltage
US5512897A (en) 1995-03-15 1996-04-30 Analog Devices, Inc. Variable sample rate DAC
US5614864A (en) 1995-09-29 1997-03-25 Rockwell Science Center, Inc. Single-ended to differential converter with relaxed common-mode input requirements
US5703589A (en) * 1996-03-08 1997-12-30 Burr-Brown Corporation Switched capacitor input sampling circuit and method for delta sigma modulator
US5729232A (en) * 1996-04-10 1998-03-17 Asahi Kasei Microsystems Ltd. Combination shared capacitor integrator and digital-to-analog converter circuit with data dependency cancellation
KR100190766B1 (en) * 1996-06-24 1999-06-01 김영환 Switched capacitor d/a converter for high freq. distorting decreasing
US5818377A (en) * 1997-04-15 1998-10-06 National Semiconductor Corporation Bipolar element averaging, digital-to-analog converter
JP3852721B2 (en) * 1997-07-31 2006-12-06 旭化成マイクロシステム株式会社 D / A converter and delta-sigma type D / A converter
US6271784B1 (en) * 1997-08-12 2001-08-07 Analog Devices, Inc. Capacitor-based digital-to-analog converter with continuous time output
US6144331A (en) * 1998-04-08 2000-11-07 Texas Instruments Incorporated Analog to digital converter with a differential output resistor-digital-to-analog-converter for improved noise reduction

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040131131A1 (en) * 2003-01-03 2004-07-08 Peach Charles T. Double-sampled, sample-and-hold circuit with downconversion
US20070197184A1 (en) * 2006-02-23 2007-08-23 Yerazunis William S Method and apparatus for minimizing harmonic interference in synchronous radio receivers by apodization

Also Published As

Publication number Publication date
US6437720B1 (en) 2002-08-20

Similar Documents

Publication Publication Date Title
US6437720B1 (en) Code independent charge transfer scheme for switched-capacitor digital-to-analog converter
EP1066684B1 (en) Circuit and method for reducing sampling noise
US5410270A (en) Differential amplifier circuit having offset cancellation and method therefor
US4543534A (en) Offset compensated switched capacitor circuits
US5644257A (en) Sampling circuit charge management
JP2708007B2 (en) Sample and hold circuit
US5113090A (en) Voltage comparator
JPH0793553B2 (en) Switched capacitor filter
EP1783897A1 (en) Switched-capacitor amplifier arrangement and method
JP2916505B2 (en) Comparison circuit
EP0483419B1 (en) Fully differential sample and hold adder circuit
US5341050A (en) Switched capacitor amplifier circuit operating without serially coupled amplifiers
US5872469A (en) Switched capacitor circuit adapted to store charge on a sampling capacitor related to a sample for an analog signal voltage and to subsequently transfer such stored charge
US4746871A (en) Differential switched capacitor integrator using a single integration capacitor
US6697006B1 (en) Conditioning circuit for selectively buffering an input signal to a signal processing circuit, and a signal processing circuit incorporating the conditioning circuit
US20050017793A1 (en) Boosted sampling circuit and relative method of driving
KR100388734B1 (en) Programmable capacitor array and method of programming
US4812817A (en) Differential analog-digital converter with switched capacitors
US6452424B1 (en) Method and apparatus for multiple channel signal processing
US6097248A (en) Switched capacitor amplifier with one-clock delay
WO1995031038A1 (en) A quasi-passive switched-capacitor (sc) delay line
US4647865A (en) Parasitic insensitive switched capacitor input structure for a fully differential operational amplifier
US5905397A (en) Switching circuit and switched capacitor circuit including the switching circuit
JP3037502B2 (en) Switched capacitor sample and hold delay circuit
US5633640A (en) Method and apparatus for a data converter with a single operational amplifier

Legal Events

Date Code Title Description
AS Assignment

Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YIN, GUANGMING;ZHANG, BO;REEL/FRAME:011567/0419

Effective date: 20010215

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: BANK OF NEW YORK TRUST COMPANY, N.A.,ILLINOIS

Free format text: SECURITY AGREEMENT;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:018711/0818

Effective date: 20061113

Owner name: BANK OF NEW YORK TRUST COMPANY, N.A., ILLINOIS

Free format text: SECURITY AGREEMENT;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:018711/0818

Effective date: 20061113

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: CONEXANT SYSTEMS, INC.,CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A. (FORMERLY, THE BANK OF NEW YORK TRUST COMPANY, N.A.);REEL/FRAME:023998/0838

Effective date: 20100128

Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A. (FORMERLY, THE BANK OF NEW YORK TRUST COMPANY, N.A.);REEL/FRAME:023998/0838

Effective date: 20100128

AS Assignment

Owner name: THE BANK OF NEW YORK, MELLON TRUST COMPANY, N.A.,I

Free format text: SECURITY AGREEMENT;ASSIGNORS:CONEXANT SYSTEMS, INC.;CONEXANT SYSTEMS WORLDWIDE, INC.;CONEXANT, INC.;AND OTHERS;REEL/FRAME:024066/0075

Effective date: 20100310

Owner name: THE BANK OF NEW YORK, MELLON TRUST COMPANY, N.A.,

Free format text: SECURITY AGREEMENT;ASSIGNORS:CONEXANT SYSTEMS, INC.;CONEXANT SYSTEMS WORLDWIDE, INC.;CONEXANT, INC.;AND OTHERS;REEL/FRAME:024066/0075

Effective date: 20100310

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 12

SULP Surcharge for late payment

Year of fee payment: 11

AS Assignment

Owner name: BROOKTREE BROADBAND HOLDING, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:038631/0452

Effective date: 20140310

Owner name: CONEXANT SYSTEMS WORLDWIDE, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:038631/0452

Effective date: 20140310

Owner name: CONEXANT, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:038631/0452

Effective date: 20140310

Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.;REEL/FRAME:038631/0452

Effective date: 20140310

AS Assignment

Owner name: LAKESTAR SEMI INC., NEW YORK

Free format text: CHANGE OF NAME;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:038777/0885

Effective date: 20130712

AS Assignment

Owner name: CONEXANT SYSTEMS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LAKESTAR SEMI INC.;REEL/FRAME:038803/0693

Effective date: 20130712

AS Assignment

Owner name: CONEXANT SYSTEMS, LLC, CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:CONEXANT SYSTEMS, INC.;REEL/FRAME:042986/0613

Effective date: 20170320

AS Assignment

Owner name: SYNAPTICS INCORPORATED, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CONEXANT SYSTEMS, LLC;REEL/FRAME:043786/0267

Effective date: 20170901

AS Assignment

Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, NORTH CAROLINA

Free format text: SECURITY INTEREST;ASSIGNOR:SYNAPTICS INCORPORATED;REEL/FRAME:044037/0896

Effective date: 20170927

Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, NORTH CARO

Free format text: SECURITY INTEREST;ASSIGNOR:SYNAPTICS INCORPORATED;REEL/FRAME:044037/0896

Effective date: 20170927