Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020131541 A1
Publication typeApplication
Application numberUS 10/051,740
Publication dateSep 19, 2002
Filing dateJan 16, 2002
Priority dateSep 8, 1998
Also published asUS6351485
Publication number051740, 10051740, US 2002/0131541 A1, US 2002/131541 A1, US 20020131541 A1, US 20020131541A1, US 2002131541 A1, US 2002131541A1, US-A1-20020131541, US-A1-2002131541, US2002/0131541A1, US2002/131541A1, US20020131541 A1, US20020131541A1, US2002131541 A1, US2002131541A1
InventorsZaw Soe, Ewunnet Gebre-Selassie, Mingde Pan
Original AssigneeSoe Zaw M., Ewunnet Gebre-Selassie, Mingde Pan
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Spread spectrum modulation technique for frequency synthesizers
US 20020131541 A1
Abstract
A spread spectrum modulation technique uses digital control logic to switch back and forth between two feedback divider ratios so that the PLL spreads output clock frequency between two limits determined by the ratios. The spread spectrum control logic can be integrated into any PLL frequency synthesizer.
Images(4)
Previous page
Next page
Claims(19)
The invention claimed is:
1. A phase lock loop frequency synthesizer having a reference frequency divideable by a first value and a feedback frequency divideable by a second value, the synthesizer comprising:
a first system for providing a plurality of first values;
a second system for providing a plurality of second values; and
a control system for determining when to apply said plurality of said first and second values whereby the synthesizer provides a spread spectrum output frequency.
2. The synthesizer as claimed in claim 1 includes a detector for detecting the difference between the divided reference frequency and the divided feedback frequency to provide an indication thereof and wherein:
said control system is responsive to said detector output to determine when to apply said plurality of first and second values.
3. The synthesizer as claimed in claim 2 including:
a lock detector for determining when the divided reference frequency is equal to the divided feedback frequency to provide a lock signal; and
said control system is responsive to said lock signal to change the application of said plurality of first and second values.
4. The synthesizer as claimed in claim 1 wherein said first system includes a multiplexer for applying a high or low value to divide said reference frequency.
5. The synthesizer as claimed in claim 1 wherein said first system includes a multiplexer for applying a high or low value to divide said feedback frequency.
6. A synthesizer as claimed in claim 1 wherein said control system uses said reference frequency and said divided reference frequency to change said plurality of first values.
7. The synthesizer as claimed in claim 1 wherein said control system uses said feedback frequency and said divided feedback frequency to change said application of said second values.
8. The synthesizer as claimed in claim 1 wherein said control system is responsive to said lock signal and said divided reference frequency to change said application of said first value when said signals are synchronized.
9. The synthesizer as claimed in claim 1 wherein said control system is responsive to said lock signal and said divided feedback frequency to change said application of said second value when said signals are synchronized.
10. The synthesizer as claimed in claim 1 wherein the output of said synthesizer is a spread spectrum within a predetermined range.
11. A phase locked loop frequency synthesizer having a reference frequency divideable by a first value and a feedback frequency divideable by a second value, both of which a provided to a detector for providing signals in response to phase differences in the divided reference and feedback frequencies, the synthesizer comprising:
a first system for providing a high and a low of the first value;
a second system for providing a high and a low of the second value;
a lock detector for detecting the signals from the detector and providing a lock signal when the phases of the divided reference and feedback frequencies are the same;
control logic responsive to said lock signal to cause said first and second systems to provide change between said high and low of the first and second values whereby the synthesizer provides a spread spectrum output frequency within a predetermined spectrum.
12. The synthesizer as claimed in claim 11 wherein the detector for providing signals provides up or down signals in response to the divided reference frequency leading or lagging the divided feedback frequency wherein:
said control logic is responsive to said up or down signals to cause said first and second systems to provide both high or both low first and second values.
13. The synthesizer as claimed in claim 12 wherein:
said control logic is responsive to said lock signal to cause said first and second systems to change from both high or both low first and second values to both low or both high first and second values.
14. The synthesizer as claimed in claim 11 wherein said first system includes a multiplexer for applying a high or low first value to divide said reference frequency.
15. The synthesizer as claimed in claim 11 wherein said first system includes a multiplexer for applying a high or low second value to divide said feedback frequency.
16. The synthesizer as claimed in claim 11 wherein said control system is responsive to said lock signal and said divided reference frequency to change said application of said first value when said signals are in phase.
17. The synthesizer as claimed in claim 11 wherein said control system is responsive to said lock signal and said divided feedback frequency to change said application of said second value when said signals are in phase.
18. The synthesizer as claimed in claim 11 wherein the output frequency of the synthesizer is a spread spectrum within a predetermined range.
19. The synthesizer as claimed in claim 11 wherein the output frequency of the synthesizer is a spread spectrum with the lower frequency 0.5% lower than the higher frequency.
Description
TECHNICAL FIELD

[0001] This invention relates generally to phase locked loops for frequency synthesizers and more particularly to phase locked loops for frequency synthesizers which require a spread spectrum feature.

BACKGROUND ART

[0002] A frequency synthesizer that has a phase lock loop (PLL) uses a reference signal to generate a desired clock at generally higher frequencies. At these high frequencies, the clock causes electro-magnetic interference (EMI) which disturbs proper operation of electronics devices nearby. To prevent disturbance, synthesizers are required to shield and isolate the clock. Depending on the peak amplitude of the clock, the shielding can be a significant additional cost for manufactures.

[0003] The higher the peak amplitude is, the worse the EMI. Thus, it is desirable to be able to reduce the peak amplitude while maintaining the high frequency. It has been determined that this can be accomplished by spreading the output clock frequency from the nominal frequency where the peak occurs to other frequencies which are just slightly above and below the nominal frequency.

[0004] The spectrum amplitude can be reduced without curtailing logic HIGH and LOW level by spreading the output clock frequency from the nominal frequency with an external reference frequency. In personal computer applications, microprocessor clock frequency is targeted to spread within −0.5% from nominal frequency with 30 kHz to 50 kHz signals. Such a spread spectrum clock has been very difficult to develop.

[0005] There are several ways the spread spectrum clocks have been implemented in the past. Some used a separate divider circuit to generate a constant modulation frequency such as 30 kHz to 50 kHz. Some multiplexed between two clock sources. Others modulated a control voltage, VLF, with a triangle wave. However, such clock sources had sub-optimal reductions in amplitude spectrum. Moreover, the frequency spreading would not be within the desired specification and vary over the process, and with changes in voltage and temperature.

[0006] While there has been some consideration given to developing digital solutions to the frequency spreading requirement, the difficulty of controlling such a digital solution and preventing the PLL from destabilizing has prevented such a solution.

[0007] Consequently, there exists a need for a spread spectrum modulation technique to precisely spread the clock frequency within specific range over the process and with changes in voltage and temperature without use of a constant reference frequency source.

DISCLOSURE OF THE INVENTION

[0008] The present invention provides a spread spectrum modulation technique which uses digital control logic to switch back and forth between two feedback divider ratios so that the PLL spreads output clock frequency between two limits determined by the ratios. The spread spectrum control logic can be integrated into any PLL synthesizer.

[0009] The present invention provides a technique which eliminates the need for complex modulation circuits.

[0010] The present invention further provides a technique which eliminates the need for triangle modulation frequency.

[0011] The present invention still further provides a technique which eliminates the need for a constant modulation frequency source.

[0012] The present invention still further provides for the elimination of a portion of the shielding and isolation required for non-spread spectrum high frequency clocks.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013]FIG. 1 (PRIOR ART) shows a graph with the basic PLL clock amplitude spectrum;

[0014]FIG. 2 (PRIOR ART) shows a graph with the basic PLL clock timing;

[0015]FIG. 3 (PRIOR ART) shows a schematic of a typical PLL clock frequency synthesizer;

[0016]FIG. 4 is a graph of a spread sprectrum PLL clock amplitude spectrum of the present invention;

[0017]FIG. 5 is a graph of the spread spectrum PLL clock timing diagram of the present invention;

[0018]FIG. 6 is a schematic of the spread spectrum PLL of the present invention; and

[0019]FIG. 7 is a graph of the synchronization system of an alternate embodiment of the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

[0020] Referring now to FIG. 1 (PRIOR ART), therein is shown a graph of a basic phase lock loop (PLL) clock amplitude spectrum 10. The peak amplitude of the clock is at FH. The signal has VOL at logic LOW and VOH at logic HIGH. Therefore, the fundamental AC peak amplitude of the clock is approximately half of VOH-VOL in db.

[0021] Referring now to FIG. 2 (PRIOR ART), therein is shown a basic PLL clock timing 12 showing the voltage range from VOL to VOH, and the period of 1/FH.

[0022] Referring now to FIG. 3 (PRIOR ART), therein is shown a typical charge-pump based PLL frequency synthesizer 20. The PLL frequency synthesizer 20 has a reference frequency inputted as FREF 22 into a phase detector divider 24. The phase detector divider 24 provides a divided reference frequency FREF DIV 26 to a phase detector 28. The phase detector 28 provides an up signal 30U or a down signal 30D to a charge pump 32. The signals are selectable but generally set with the up signal 30U and the down signal 30D being provided depending on the phase and frequency of FREF DIV, respectively leading and lagging the phase of FVCO DIV. The charge pump 32 controls current, ICP 34, to a loop filter 36. The loop filter 36 provides a low frequency voltage, VLF 38, to a voltage control oscillator (VCO) 40. The VCO 40 provides the output frequency, FOUT 42, of the PLL frequency synthesizer 20.

[0023] The FOUT 42 is fed back through feedback line 44 to a VCO divider 46 which is connected to provide a divided feedback signal which is a divided VCO frequency, FVCO DIV 48, to the phase detector 28. The divide factor for the phase detector 28 is M 50 from the phase detector divider 24 and is N 52 from the VCO divider 46.

[0024] Referring now to FIG. 4, therein is shown a spread spectrum PLL clock amplitude spectrum 60 of the present invention. The peak amplitudes are shown at FH and FL. FL is shown for microprocessor applications as being less than −0.5% times FH. The clock signal is also shown as being substantially below the fundamental AC amplitude of the PLL clock amplitude spectrum 10.

[0025] Referring now to FIG. 5, therein is shown a spread spectrum PLL clock timing diagram 62 with the FH pulses being shown at 64 and the FL pulses being shown at 68. The rise to rise intervals are shown as 1/FH and 1/FL, respectively.

[0026] Referring now to FIG. 6, therein is shown a spread spectrum PLL frequency synthesizer 70 of the present invention. Where the components are the same as in the typical charge pump-based PLL frequency synthesizer 20, the same numbers are used.

[0027] The outputs of the phase detector 28, which are up and down signals 30U and 30D, respectively, are used as inputs to the phase lock detector 72. The output of the phase lock detector 72 is a lock signal 74 which is inputted to control logic 76. The inputs to the control logic 76 include FREF 22, FREF DIV 26, the feedback clock 44, and the FVCO DIV 48. The outputs of the control logic 76 are select high/low reference, SEL_H/L_REF 78, and select high/low VCO, SEL_H/L_VCO 80.

[0028] The SEL_H/L_REF 78 is provided to a multiplexer, MUX 82, which has a high phase detector divider value MH 84 and a low value ML 86. The output of the MUX 82 is provided as the phase detector divider value M′ 88.

[0029] The SEL_H/L_VCO 80 is provided to a multiplexer, MUX 90, which has high and low VCO divider values NH 92 and NL 94. The output of the MUX 90 is a VCO divider value N′ 96.

[0030] Referring now to FIG. 7, therein is shown a graph of the signals where the spread spectrum PLL frequency synthesizer 70 has the divider values switched at the beginning of each count and synchronized with FREF 22 to provide improved spectrum spreading.

[0031] In operation in the prior art PLL frequency synthesizer 20 of FIG. 3, FREF 22 is provided to the phase detector divider 24 where it is divided by the value M 50. The FREF DIV 26 along with FVCO DIV 48 are inputted to the phase detector 28 where any phase difference causes either an up or down signal 30U or 30D to be provided to the charge pump 32 depending on which signal leads. The phase detector 28 is in its locked position when the FREV DIV 26 and the FVCO DIV 48 are exactly the same, the output FOUT 42 is as follows: F OUT = F REF N M ( 1 )

[0032] where

[0033] FOUT Frequency Output of PLL,

[0034] FREF Input Reference Frequency

[0035] N Voltage Controlled Oscillator (VCO) Divider Value

[0036] M Phase Detector Divider Value.

[0037] In operation with the spread spectrum PLL frequency synthesizer 70 of FIG. 6, FOUT 42 will have the PLL output clock frequency spread out within FH and FL as given by: F H = F REF N H M H and F L = F REF N L M L ( 2 )

[0038] where

[0039] FH Upper Limit or Nominal Clock Frequency

[0040] FL Lower Limit Clock Frequency

[0041] FREF Input Reference Frequency

[0042] NH or NL VCO Divider Value that synthesizes FH or FL

[0043] MH or ML Phase Detector Divider Value that synthesizes FH or FL

[0044] An ideal phase lock detector 72 would generate a binary output, lock signal 74 when the phase differences between the two inputs, UP signal 30U and the DOWN signal 30D, are equal to a constant value.

[0045] In practice, the phase detector 28 outputs, up signal 30U and down signal 30D, force the input frequencies to be equal and the phase error to be constant. In addition, the frequency difference between divider ratios M′ 88 and N′ 96 are relatively close, about 0.5%. Hence, the uses of phase detector 28 output only require the phase lock detector 72 to be sensitive enough to the deadband.

[0046] As would be obvious to those having ordinary skill in the art, the phase lock detector 72 can be implemented with digital logic gates that reset an integrator, a technique which is insensitive to process, and changes in temperature and voltage. Therefore, a precise lock condition can be detected.

[0047] The main function of the control logic 76 is to switch back and forth between two feedback divider ratios for FH and FL. Since there are two divider ratios, the loop has two lock conditions. Once a locked condition is detected, the control logic switched back to previous ratio so that the clock frequency is spread over the two limits.

[0048] In the microprocessor clock specification, the amount of spread is strictly to be within −0.5% from the non-spread frequency. Therefore, the control voltage VLF must move slowly towards the voltage that synthesizes the next frequency limit. In addition, the longer the loop stays in the locked condition, the greater the spectrum energy at FH or FL.

[0049] For this reason, as soon as the loop reaches into the locked condition, the control logic 76 must switch the divider ratio. As a result, there is an excess phase due to a step change at phase detector's reference input. With proper synchronization, the maximum phase error will be within: Δ φ H -> L = N L ( 1 F H - 1 F L ) and Δ φ L -> H = N H ( 1 F L - 1 F H ) ( 3 )

[0050] where

[0051] ΔφH→L maximum phase error between REF_DIV and VCO_DIV when the divider values NL is selected.

[0052] ΔφL→H maximum phase error between REF_DIV and VCO_DIV when the divider values NH is selected.

TABLE 1
An Example of Phase Error Calculation Given by Equation (3).
REF FOUT PDF PDF Phase Err.
(MHz) (MHz) (kHz) (kHz) (sec) N M
Non Spread 14.3180 99.8182 409.0909 899.2628  5.438E−9 244 35 H
Mode
Spread 14.3180 99.3324 894.8863 407.0999 11.955E−9 111 16 L
Mode

[0053] Since FH and FL are relatively close, equation (3) will not cause abrupt changes in control voltage and the loop slowly tracks the a small step change. This process continues as long as the control logic 76 is enabled. FIG. 4 shows an example of control voltage waveform when the control logic 76 is enabled.

[0054] A further enhancement is done by synchronization. The lock signal 74 is sampled with the reference divider signal, FREF DIV 26, so the dividers will always divide MH or ML without exceeding MH. This is simply done by changing the divider values at the beginning of the count and synchronizing to the reference clock signal, FREF 22. A similar concept is applied for switching N divider values. FIG. 7 illustrates the timing diagram of control logic signals.

[0055] The signals from top to bottom are the VCO divider signal, FVCO DIV 48, the reference divider signal, FREF DIV 26, the lock signal 74, the select high/low signals, SEL_H/L_REF 78 and SEL_H/L_VCO 80, and the loop filter voltage, VLF 38. A phase error between the VCO divider signal, FVCO DIV 48 and the reference divider signal, FREF DIV 26 is shown by the gray area in the lock signal 74.

[0056] While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations which fall within the spirit and scope of the included claims. All matters set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7088797 *Sep 10, 2002Aug 8, 2006Broadcom CorporationPhase lock loop with cycle drop and add circuitry
US7498871Oct 6, 2006Mar 3, 2009Sony Ericsson Mobile Communications AbSpectrum spreaders including tunable filters and related devices and methods
EP2391036A1Oct 16, 2006Nov 30, 2011Sony Ericsson Mobile Communications ABSpectrum spreaders including tunable filters and related devices and methods
Classifications
U.S. Classification375/376, 375/E01.001
International ClassificationH04B1/69, H03L7/095, H03L7/197, H03B23/00, H03L7/089
Cooperative ClassificationH04B1/69, H03B23/00, H03L7/0891, H03L7/197, H03L7/095
European ClassificationH03B23/00, H03L7/095, H03L7/197, H04B1/69