|Publication number||US20020156970 A1|
|Application number||US 09/417,000|
|Publication date||Oct 24, 2002|
|Filing date||Oct 13, 1999|
|Priority date||Oct 13, 1999|
|Also published as||US6539456, US6662267, US20030084239|
|Publication number||09417000, 417000, US 2002/0156970 A1, US 2002/156970 A1, US 20020156970 A1, US 20020156970A1, US 2002156970 A1, US 2002156970A1, US-A1-20020156970, US-A1-2002156970, US2002/0156970A1, US2002/156970A1, US20020156970 A1, US20020156970A1, US2002156970 A1, US2002156970A1|
|Inventors||David C. Stewart|
|Original Assignee||David C. Stewart|
|Export Citation||BiBTeX, EndNote, RefMan|
|Referenced by (12), Classifications (12), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
 The present invention pertains generally to computers, and more particularly to method and apparatus for speeding the boot-up process in computers.
 Booting up a computer, and in particular an IBM-compatible personal computer (PC), often takes longer than desired. For example, it is not atypical for a PC using the Windows® 98 operating system to require one minute or more to boot up. This delay can be untenable when the PC needs to be activated on an expedited basis. For instance, if the user needs a phone number quickly, it can be more expeditious to look the number up in a telephone directory as opposed to a PC if the PC requires booting. Thus, unless PC's can be booted more quickly than as is currently the case, their use in applications that require fast initialization is limited. Thus, there is a need for a PC with a shorter boot up time than is currently available.
 The present invention provides method and apparatus for speeding the boot-up of a computer. According to one embodiment of the invention, a boot program stored on a boot disk is cached in a nonvolatile memory, and retrieved by the system from the cache during the boot sequence instead of from the boot disk, thereby increasing the speed of access to the boot program. This and various other embodiments of the invention are described below.
FIG. 1 illustrates a first embodiment of the apparatus of the invention.
 FIGS. 2-5 illustrate various alternate embodiments of the method of using the cache according to the present invention.
FIG. 6 illustrates an alternate embodiment of the apparatus of the invention.
FIG. 7 illustrates yet another embodiment of the method of the invention.
 In the following detailed description of the invention reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.
 Referring now to FIG. 1, there is shown a first embodiment of the invention. A computer system 10 includes a Central Processing Unit (CPU) 12, a boot disk 14 storing a boot program 16 used by the computer system 10 to boot, and a nonvolatile random access memory 18 used as a disk cache. Memory 18 receives all or a portion of the boot program 16 from the boot disk 14 and stores it for access by the CPU 12 so that the computer system 10 can boot in whole or in part from the disk cache in memory 18. A data bus 20 couples the CPU 12 to a controller 22 that controls the boot disk 14, and a cache controller 24 is coupled between the bus 20 and the boot disk 14, and wherein the memory 18 is coupled to the cache controller 22. In one example embodiment, the computer system 10 may comprise an IBM-compatible computer with a Pentium class microprocessor and an IDE controller for controller 22, or an Apple Macintosh computer with a Motorola microprocessor. The invention, however, is not limited in this respect, and other types of computer systems and processors can be used. Nonvolatile memory 18 may be a FLASH memory, or any suitable form of nonvolatile memory, and, preferably in at least some embodiments of the invention, random access memory.
 In operation, the computer system 10 operates under the control of an operating system 26, which includes as a portion thereof boot program 16. Boot program 16 has a boot-time disk footprint of a ascertainable size. The memory 18 is sized to be substantially as large as the boot-time disk footprint, so that the boot program 16 can be cached in the memory 18. However, the memory 18 could be smaller than the footprint, and store only a portion of the entire boot program 16. Alternatively, memory 18 could exceed the size of program 16. All or a portion of boot program 16 can therefore be stored in memory 18, from where it can be more quickly retrieved, as opposed to being retrieved from the boot disk 14, during boot-up of the system 10. If only a portion of the boot program 16 is stored in memory 18, that portion may be retrieved therefrom, with the remaining portion retrieved from the boot disk 14.
 According to another example embodiment, the boot program cache in memory 18 is formed of lines, the boot program 16 is stored in linear sectors on the boot disk 14, and the lines of the cache are mapped to the linear sectors of the boot disk 14 read in a boot sequence upon boot up of system 10. Referring to FIGS. 2-5, there is shown an example method for using the boot program cache. Initially, the cache lines are marked invalid (30). The cache is loaded with data from sectors of disk 14 read during an initial boot sequence (32). As shown in FIG. 3, during boots of the system 10 subsequent to the initial boot sequence, data in the cache is used (34) instead of the corresponding sector data from the boot disk, if the sector data in the cache is valid (33). Otherwise, the boot program or the disk is used (35). According to another example variant of this embodiment shown in FIG. 4, if data is written to a sector read during the initial boot sequence (36), the cache lines corresponding to the sector are marked invalid (37). The invalid cache line can be subsequently replaced with new data from the boot disk and the cache line marked valid (38). According to yet another example embodiment of the method of the present invention, illustrated in FIG. 5, cache coherency is maintained by detecting cache misses (40), and if a miss is detected, aging the cache, to invalidate lines from the cache (41). According to one approach, the cache is aged in a first-in first-out (FIFO) manner.
 According to yet another embodiment of the invention diagrammatically illustrated in FIG. 6, a filter driver 50 is positioned between the operating system 26 and the disk controller 22, and the filter driver 50 has access to all input-output (I/O) requests to the boot disk 14, and to a cache map 52 in cache controller 24. Filter driver 50 can detect writes to the disk 14 which are in the same sector as a sector in the cache. In one embodiment, filter driver 50 can monitor all I/O operations without significantly slowing performance of the system.
 According to a method of operation using the embodiment of FIG. 6, illustrated in FIG. 7, if a disk sector cached in the cache is changed (60), as detected by filter driver 50, the corresponding cache line is invalidated (61). The invalidated line can be refreshed with the correct contents during the next boot sequence (62). In one embodiment, the cache is not updated by the filter driver so that performance is not degraded. However, according to another embodiment, the cache is refreshed during the write operation to the corresponding sector in the disk drive (64) using a cache write-back queue.
 Thus, as described above, there is provided method and apparatus for speeding the boot-up of a computer. The invention is applicable to all manner of computer systems, including appliance-like, sealed case systems, where the loadable files and configuration are seldom changed.
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6968428 *||Jun 26, 2002||Nov 22, 2005||Hewlett-Packard Development Company, L.P.||Microprocessor cache design initialization|
|US6968450||Jun 1, 2002||Nov 22, 2005||Western Digital Technologies, Inc.||Disk drive caching initial host requested data in non-volatile semiconductor memory to reduce start-up time of a host computer|
|US7454653||Jan 10, 2006||Nov 18, 2008||Microsoft Corporation||Reliability of diskless network-bootable computers using non-volatile memory cache|
|US8082433||Feb 12, 2008||Dec 20, 2011||Western Digital Technologies, Inc.||Disk drive employing boot disk space to expedite the boot operation for a host computer|
|US8255645 *||Sep 13, 2011||Aug 28, 2012||Microsoft Corporation||Non-volatile memory cache performance improvement|
|US8352718 *||Jul 13, 2009||Jan 8, 2013||American Megatrends, Inc.||Method, system, and computer-readable medium for expediting initialization of computing systems|
|US8533445 *||Apr 21, 2009||Sep 10, 2013||Hewlett-Packard Development Company, L.P.||Disabling a feature that prevents access to persistent secondary storage|
|US8630056||Sep 12, 2011||Jan 14, 2014||Western Digital Technologies, Inc.||Hybrid drive adjusting spin-up profile based on cache status of non-volatile semiconductor memory|
|US9069475||Oct 26, 2010||Jun 30, 2015||Western Digital Technologies, Inc.||Hybrid drive selectively spinning up disk when powered on|
|US20120005422 *||Jan 5, 2012||Microsoft Corporation||Non-Volatile Memory Cache Performance Improvement|
|EP1424628A2 *||Oct 29, 2003||Jun 2, 2004||Microsoft Corporation||Improved reliability of diskless network-bootable computers using non-volatile memory cache|
|WO2005071538A1 *||Jan 3, 2005||Aug 4, 2005||Adrianus J M Denissen||Method of increasing boot-up speed|
|U.S. Classification||711/113, 711/E12.019, 713/2, 711/133, 711/144|
|International Classification||G06F12/08, G06F9/445|
|Cooperative Classification||G06F9/4401, G06F2212/312, G06F12/0866|
|European Classification||G06F9/44A, G06F12/08B12|
|Oct 13, 1999||AS||Assignment|
|Sep 22, 2006||FPAY||Fee payment|
Year of fee payment: 4
|Nov 1, 2010||REMI||Maintenance fee reminder mailed|
|Mar 25, 2011||LAPS||Lapse for failure to pay maintenance fees|
|May 17, 2011||FP||Expired due to failure to pay maintenance fee|
Effective date: 20110325