Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020160592 A1
Publication typeApplication
Application numberUS 10/016,534
Publication dateOct 31, 2002
Filing dateDec 10, 2001
Priority dateApr 30, 2001
Also published asUS6475888
Publication number016534, 10016534, US 2002/0160592 A1, US 2002/160592 A1, US 20020160592 A1, US 20020160592A1, US 2002160592 A1, US 2002160592A1, US-A1-20020160592, US-A1-2002160592, US2002/0160592A1, US2002/160592A1, US20020160592 A1, US20020160592A1, US2002160592 A1, US2002160592A1
InventorsYong Sun Sohn
Original AssigneeYong Sun Sohn
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for forming ultra-shallow junctions using laser annealing
US 20020160592 A1
Abstract
A method for forming an ultra-shallow junction using laser annealing wherein an amorphous carbon layer is used as an energy absorber layer comprises the steps of preparing a silicon substrate having isolation layers; forming a gate having a stacked structure of a gate insulating layer, a polysilicon layer and a metal layer on the silicon substrate; forming a sacrificial spacer on the sidewalls of the gate; forming source and drain regions on the silicon substrate regions at both sides of the gate including on the sacrificial spacer; removing the sacrificial spacer; doping impurities to form source/drain extension doping layers on the silicon substrate regions at both sides of the gate; depositing sequentially a reaction preventing layer and an amorphous carbon layer as a laser absorber layer on the resulting structure; forming source/drain extension doping layers on inner sides of the source and drain regions by performing laser annealing in an atmosphere of inert gas or under vacuum; and removing the amorphous carbon layer.
Images(8)
Previous page
Next page
Claims(26)
What is claimed is:
1. A method for forming an ultra-shallow junction using laser annealing comprising the steps of:
preparing a silicon substrate having isolation layers;
forming a gate having a stacked structure of a gate insulating layer, a polysilicon layer and a metal layer on the silicon substrate;
forming a sacrificial spacer on the sidewalls of the gate;
forming source and drain regions on the silicon substrate regions at both sides of the gate, including on the sacrificial spacer;
removing the sacrificial spacer;
doping impurities to form a source/drain extension doping layer on the silicon substrate regions at both sides of the gate;
depositing sequentially a reaction preventing layer and an amorphous carbon layer as a laser absorber layer on the resulting structure;
forming source/drain extension doping layers on inner sides of the source and drain regions by performing laser annealing in an atmosphere of essentially inert gas or under vacuum; and
removing the amorphous carbon layer.
2. The method for forming an ultra-shallow junction using laser annealing according to claim 1, wherein after the formation of the gate and before the formation of the sacrificial spacer, a thin oxide film is formed on the side of the polysilicon layer by performing selective oxidation processes and a silicon nitride layer is deposited as an etching preventing layer on the resulting structure.
3. The method for forming an ultra-shallow junction using laser annealing according to claim 1, wherein the step for formation of the source and drain regions comprises doping of N type or P type dopants on the silicon substrate at both sides of the gate and performing a rapid thermal treatment.
4. The method for forming an ultra-shallow junction using laser annealing according to claim 1, wherein the sacrificial spacer is removed by performing an etching process using HF solution.
5. The method for forming an ultra-shallow junction using laser annealing according to claim 2, wherein after the sacrificial spacer is removed and before impurities are doped to form the source/drain extension doping layers, the silicon nitride layer formed on the silicon substrate is removed.
6. The method for forming an ultra-shallow junction using laser annealing according to claim 5, wherein the silicon nitride layer is removed using an anisotropy etching process.
7. The method for forming an ultra-shallow junction using laser annealing according to claim 1, wherein the step for doping impurities to form the source/drain extension doping layers comprises ion-implantation of N type or P type dopants in low energy or plasma doping.
8. The method for forming an ultra-shallow junction using laser annealing according to claim 1, wherein the reaction preventing layer is a silicon oxide layer.
9. The method for forming an ultra-shallow junction using laser annealing according to claim 1, wherein the amorphous carbon layer is deposited to a thickness of 200 to 400 Å.
10. The method for forming an ultra-shallow junction using laser annealing according to claim 1, wherein the amorphous carbon layer is removed by etching process using O2 plasma.
11. The method for forming an ultra-shallow junction using laser annealing comprising the steps of:
preparing a silicon substrate having trench type isolation layers to define an active region;
forming a gate having a stacked structure of a gate insulating layer, a polysilicon layer, a diffusion preventing layer, a metal layer and a hard mask layer on the active region of silicon substrate;
forming a thin oxide layer on the surface of the silicon substrate and on side of polysilicon layer by performing selective oxidation processes; depositing a thin silicon nitride layer as an etching preventing layer on the resulting structure;
forming a sacrificial spacer on sidewall of gate having the silicon nitride layer thereon;
forming source/drain regions on the silicon substrate at both sides of gate including the sacrificial spacer;
removing the sacrificial spacer, the silicon nitride layer and the oxide layer formed on the surface of the silicon substrate;
doping impurities in low energy to form source/drain extension doping layers on the silicon substrate at both sides of the gate;
depositing a silicon oxide layer as a reaction preventing layer and an amorphous carbon layer as a laser absorber layer on the resulting structure;
forming source/drain extension doping layers on inner sides of the source and drain regions by performing laser annealing in an atmosphere of inert gas or under vacuum; and
removing the amorphous carbon layer using an O2 plasma etching process.
12. The method for forming an ultra-shallow junction using laser annealing according to claim 11, wherein the sacrificial spacer is removed by an etching process using HF solution and the silicon nitride layer is removed by an anisotropy etching process.
13. The method for forming an ultra-shallow junction using laser annealing according to claim 11, wherein the step for doping impurities to form the source/drain extension doping layers comprises ion implantation of N type or P type dopants in low energy or plasma doping.
14. The method for forming an ultra-shallow junction using laser annealing according to claim 11, wherein the amorphous carbon layer is deposited to a thickness of 200 to 400 Å.
15. A method for forming an ultra-shallow junction using laser annealing comprising the steps of:
preparing a silicon substrate having isolation layers thereon;
forming a gate having a stacked structure of a gate insulating layer, a polysilicon layer and a metal layer on the silicon substrate;
forming source/drain extension doping layers on the silicon substrate regions at both sides of the gate;
forming a spacer on sidewalls of the gate;
doping impurities on the silicon substrate at both sides of the gate including the spacer to form source and drain regions;
depositing a reaction preventing layer and an amorphous carbon layer as an energy absorber layer on the resulting structure;
forming source and drain regions on the silicon substrate at both sides of gate including the spacer by performing a laser annealing in an atmosphere of inert gas or under vacuum; and
removing the amorphous carbon layer.
16. The method for forming an ultra-shallow junction using laser annealing according to claim 15, wherein after the formation of the gate and before the formation of the source/drain extension doping layers, thin oxide layers are formed on the surface of the silicon substrate and on sidewall of the polysilicon layer by performing selective oxidation processes.
17. The method for forming an ultra-shallow junction using laser annealing according to claim 15, wherein after formation of the source/drain extension doping layers and before formation of the spacer, a silicon nitride layer is deposited as an etching preventing layer on the resulting structure.
18. The method for forming an ultra-shallow junction using laser annealing according to claim 17, wherein in the formation of the spacer, the silicon nitride layer formed on the surface of the silicon substrate is removed.
19. The method for forming an ultra-shallow junction using laser annealing according to claim 15, wherein the formation of the source/drain extension doping layers comprises ion implantation of N type or P type dopants in low energy or plasma doping on the silicon substrate at both sides of the gate and performing a rapid thermal treatment.
20. The method for forming an ultra-shallow junction using laser annealing according to claim 15, wherein the reaction preventing layer is a silicon oxide layer.
21. The method for forming an ultra-shallow junction using laser annealing according to claim 15, wherein the amorphous carbon layer is deposited to a thickness of 200 to 400 Å.
22. The method for forming an ultra-shallow junction using laser annealing according to claim 15, wherein the amorphous carbon layer is removed by an etching process using O2 plasma.
23. A method for forming an ultra-shallow junction using laser annealing comprising the steps of:
preparing a silicon substrate having trench type isolation layers to define an active region;
forming a gate having a stacked structure of a gate insulating layer, a polysilicon layer, a diffusion preventing layer, a metal layer and a hard mask layer on the active region of the silicon substrate;
forming source/drain extension doping layer by doping impurities on silicon substrate at both sides of the gate and by performing a rapid thermal treatment;
depositing a thin silicon nitride layer as an etching preventing layer on the resulting structure;
forming a spacer on sidewall of the gate and on the silicon nitride layer deposited thereon;
doping impurities to form source and drain regions on the silicon substrate at both sides of the gate including the spacer;
depositing a silicon oxide layer as a reaction preventing layer and an amorphous carbon layer as an energy absorber layer on the resulting structure;
forming source and drain regions on the silicon substrate at both sides of the gate including the spacer by performing laser annealing in an atmosphere of inert gas or under vacuum; and
removing the amorphous carbon layer using O2 plasma etching.
24. The method for forming an ultra-shallow junction using laser annealing according to claim 23, wherein after the formation of the gate and before the formation of the source/drain extension doping layers, thin oxide layers are formed on the surface of the silicon substrate and on the sidewalls of the polysilicon layer by selective oxidation processes.
25. The method for forming an ultra-shallow junction using laser annealing according to claim 24, wherein in the formation of the spacer, the silicon nitride formed on the surface of the silicon substrate is removed.
26. The method for forming an ultra-shallow junction using laser annealing according to claim 24, wherein the amorphous carbon layer is deposited to a thickness of 200 to 400 Å.
Description
BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates generally to a method for fabricating semiconductor devices and, more particularly, to a method for forming ultra-shallow junctions using laser annealing with an amorphous carbon layer as an energy absorber layer.

[0003] 2. Description of the Background Art

[0004] As a design rule for high performance semiconductor device is reduced, recent research and development efforts are focused on formation of ultra-shallow junction. Therefore, research and development are being in progress.

[0005] For example, in semiconductor devices having a gate length of less than 250 nm, that is, in MIS (Metal-Insulator-Semiconductor) transistors, source/drain extension (hereinafter, referred to as SDE) doping layers having ultra-shallow junctions are formed on inner sides of source/drain regions. In a conventional method, this SDE layer is formed by implanting impurity ions and performing a rapid thermal process (hereinafter referred to as RTP) and thereby, activating dopants in the SDE doping layer and source/drain regions.

[0006] The above-described method is advantageous in forming a transistor having gate lengths of more than 130 nm. However, it has several drawbacks when applied to high performance transistors having gate lengths of less than 100 nm.

[0007] First, when the high performance transistor is formed, it is required to maintain a junction depth of the SDE doping layer less than 35 nm. However, when junction depth of the SDE doping layer is less than 35 nm, a desired doping degree of the SDE doping layer is not maintained due to the solid solubility limit, thereby causing abrupt increase of sheet resistance. As a result, it is difficult to obtain a high performance transistor.

[0008] Therefore, laser thermal processes have been developed to solve the above problems.

[0009]FIG. 1 is a graph plotting sheet resistance versus junction depth in each method for forming ultra-shallow junctions, where reference code A indicates sheet resistance according to junction depths in which RTP is performed to activate doped impurities and reference code B indicates those in which laser annealing is performed. Reference code C indicates scaling rule requirements of junction depth and sheet resistance.

[0010] As shown in FIG. 1, when RTP is performed to activate impurities (A), scaling rule requirements of junction depth and sheet resistance are not fulfilled. However, when laser annealing is performed (B), they are fulfilled.

[0011] A fabrication method for making 70 nm MOSFET using laser annealing, as proposed by Bin Yu et al., will be described with reference to FIGS. 2A to 2C. (IEDM 1999, “70 nm MOSFET with Ultra-Shallow, Abrupt, and Super-Doped S/D Extension Implemented by Laser Thermal Process”).

[0012] Referring to FIG. 2A, a gate 23 having a gate oxide film 22 is formed on an active region of silicon substrate 20 defined by a trench type isolation layer 21 through well-known processes. Then, a first spacer 24, made of silicon nitride layer (Si3N4), is formed on the sidewalls of the gate 23. An ion implantation process and a rapid thermal process are sequentially performed to form source/drain regions 25 a and 25 b on the silicon substrate 20 at both sides of gate 23, including the first spacer 24.

[0013] Referring to FIG. 2B, the first spacer 24 is removed and ions are implanted on the resulting structure to form a SDE doping layer. Then, laser annealing is performed to selectively melt and solidify the amorphous surfaces of source/drain regions 25 a and 25 b, thereby forming a SDE doping layer 26, activated in high concentration on silicon substrate 20 at both sides of gate 23.

[0014] Referring to FIG. 2C, a second spacer 27 is formed on sidewalls of gate 23 by oxide film deposition and blanket etching and then a metal layer, for example, a cobalt layer is deposited to a predetermined thickness on the resulting structure. Then, annealing is performed so that cobalt of the cobalt layer may respond to substrate silicon, thereby forming a cobalt silicide layer 28 on the surface of source/drain regions 25 a and 25 b and on the upper surface of the gate 23.

[0015] Ken-ichi Goto proposed a method that the activated dopant concentration of a contact formation region can be maintained at greater than 1021/cm3 by using laser annealing after implanting the source/drain ions to improve contact resistance. The ultra-low resistance contact formation method by laser annealing will be described with reference to FIGS. 3A to 3C. (IEDM 1999, “Ultra-Low Contact Resistance for Deca-nm MOSFETs by Laser Annealing”).

[0016] Referring to FIG. 3A, a gate 33 having a gate oxide film 32 is formed on an active region of silicon substrate 30 defined by isolation layer 31. And, ions are implanted to form source/drain extension doping layer and rapid thermal treatment is performed thereby, forming a SDE doping layer 34 electrically activated on the surface of substrate 30 at both sides of the gate 33.

[0017] Referring to FIG. 3B, a spacer 35 is formed on sidewalls of gate 33 and ions are implanted, thereby forming inactivated doping layer 36 to form source/drain regions on a silicon substrate 30 at both sides of gate including the spacer 35.

[0018] Referring to FIG. 3C, in order to obtain ultra-low resistance contact, source/drain regions 36 a and 36 b are formed using laser annealing and, at the same time, the surface of the source/drain regions 36 a and 36 b and the upper surface of gate 33 are transformed into an activated doping layer 37 in a high concentration.

[0019] Thereafter, a rapid thermal treatment at a low temperature of 800 C. and interconnection process are performed to complete the formation of the transistor.

[0020] The above-mentioned method using laser annealing is advantageous to fabrication of a transistor having a silicon gate. However, as shown in FIG. 4, it is difficult to apply to fabrication of a transistor having a metal gate 42 d on the upper part of a gate 42, since the metal gate 42 d is transformed during laser annealing due to the fact that the metal gate 42 d has high laser absorption rate. In FIG. 4, reference numeral 40 indicates a silicon substrate, reference numeral 41 is a isolation layer, reference numeral 42 a is a gate insulating layer, reference numeral 42 b is a silicon gate, reference numeral 42 c is a diffusion preventing layer, reference numeral 43 a is a source region, reference numeral 43 b is a drain region and reference numeral 44 is a SDE doping layer.

[0021] In order to solve the above-described problems, a method has been developed that includes a step prior to laser annealing, in that a metal laser absorber layer, for example, a refractory metal thin film such as a Ti/TiN layer, is deposited on the surface of the substrate, thereby preventing an excessive rise in temperature of the metal gate. However, problems exist in that the melting point of Ti is 1,667 C., very similar to that of Si, 1,412 C. Therefore, the Ti components remain in the oxide film after the Ti/TiN layer is removed.

SUMMARY OF THE INVENTION

[0022] Therefore, an object of the present invention is to provide a method for forming an ultra-shallow junction capable of preventing transformation of a metal gate using laser annealing.

[0023] Another object of the present invention is to provide a method for forming an ultra-shallow junction using laser annealing to be applied to fabrication of a high performance device without transformation of the gate.

[0024] In order to achieve the above-described objects, an embodiment of the present invention comprises the steps of: preparing a silicon substrate having isolation layers thereon; forming a gate which has a stacked structure of a gate insulating layer, a polysilicon layer and a metal layer on the silicon substrate; forming a sacrificial spacer on sidewalls of the gate; forming source/drain regions on the silicon substrate region at both sides of the gate including over the sacrificial spacer; removing the sacrificial spacer; doping impurities to form a source/drain extension doping layer on the silicon substrate at both sides of the gate; depositing a reaction preventing layer and an amorphous carbon layer as a laser absorber layer on the resulting structure; forming source/drain extension doping layers on inner sides of the source/drain regions by laser annealing; and removing the amorphous carbon layer.

[0025] Another embodiment of the present invention comprises the steps of: preparing a silicon substrate having trench type isolation layers to define an active region; forming a gate having a stacked structure of a gate insulating layer, a polysilicon layer, a diffusion preventing layer, a metal layer and a hard mask layer on an active region of the silicon substrate; forming a thin oxide layer on the surface of the silicon substrate and the side of the polysilicon layer by performing oxidation processes; depositing a thin silicon nitride layer as an etching preventing layer on the resulting structure; forming a sacrificial spacer on the sidewalls of the gate on which the silicon nitride layer is deposited; forming source/drain regions on the silicon substrate region at both sides of gate including the sacrificial spacer; removing the sacrificial spacer, the silicon nitride layer and the oxide layer formed on the surface of the silicon substrate; doping impurities in low energy to form source/drain extension doping layers on the silicon substrate at both sides of the gate; depositing a silicon oxide layer as a reaction preventing layer and an amorphous carbon layer as a laser absorber layer on the resulting structure; forming source/drain extension doping layers on inner sides of the source and drain regions by performing laser annealing; and removing the amorphous carbon layer using an O2 plasma etching process.

[0026] Still another embodiment of the present invention comprises the steps of: preparing a silicon substrate having isolation layers thereon; forming a gate having a stacked structure of a gate insulating layer, a polysilicon layer and a metal layer on the silicon substrate; forming source/drain extension doping layers on silicon substrates at both sides of the gate; forming a spacer on the sidewalls of the gate; doping impurities on the silicon substrate at both sides of the gate including the spacer to form source/drain regions; depositing a reaction preventing layer and an amorphous carbon layer as an energy absorber layer on the resulting structure; forming source and drain regions on the silicon substrate regions at both sides of gate including the spacer by using laser annealing; and removing the amorphous carbon layer.

[0027] Still another embodiment of the present invention comprises the steps of: preparing a silicon substrate having trench type isolation layers thereon to define an active region; forming a gate having a stacked structure of a gate insulating layer, a polysilicon layer, a diffusion preventing layer, a metal layer and a hard mask layer; forming source/drain extension doping layers by doping impurities and rapid thermal treatment on the silicon substrate region at both sides of the gate; depositing a thin silicon nitride layer as an etching preventing layer on the resulting structure; forming a spacer on sidewalls of the gate having the silicon nitride layer thereon; doping impurities to form source and drain regions on the silicon substrate at both sides of gate including the spacer; depositing a silicon oxide layer as a reaction preventing layer and an amorphous carbon layer as an energy absorber layer on the resulting structure; forming source and drain regions on the silicon substrate at both sides of the gate including the spacer using laser annealing; and removing the amorphous carbon layer by using an O2 plasma etching process.

[0028] The objects and features of the invention may be understood with reference to the following detailed description of several illustrative embodiments of the invention, taken together with the illustrations in the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0029]FIG. 1 is a graph for showing sheet resistance according to junction depth in each method for forming an ultra-shallow junction.

[0030]FIGS. 2A to 2C are cross-sectional views for showing a conventional method for forming an ultra-shallow junction.

[0031]FIGS. 3A to 3C are cross-sectional views for showing another conventional method for forming an ultra-shallow junction.

[0032]FIG. 4 is a cross-sectional view for showing problems of conventional method for forming an ultra-shallow junction.

[0033]FIGS. 5A to 5E are cross-sectional views for showing a method for forming an ultra-shallow junction according to an embodiment of the present invention.

[0034]FIGS. 6A to 6E are cross-sectional views for showing a method for forming ultra-shallow junction according to another embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0035]FIGS. 5A to 5E are cross-sectional views for showing a method for forming an ultra-shallow junction using laser annealing according to an embodiment of the present invention.

[0036] Referring to FIG. 5A, a trench type isolation layer 51 is formed on a silicon substrate 50 to define a field region and an active region, and an N-well and a P-well (not shown) are formed by well-known processes. A gate insulating layer 52 a, a polysilicon layer 52 b, a diffusion preventing layer 52 c, a gate metal layer 52 d and a hard mask layer 52 e are sequentially formed on the silicon substrate 50. Then, the layers are patterned through well-known photolithography processes, thereby forming a gate 52 having a stacked structure of the polysilicon layer 52 b, the diffusion preventing layer 52 c and the metal layer 52 d on the active region of the silicon substrate 50.

[0037] Subsequently, selective oxidation processes are performed to recover etching damage generated in forming the gate 52. As a result, oxide layers 53 are formed on the surface of silicon substrate 50 and on the side of polysilicon layer 52 a. A thin silicon nitride layer 54 is deposited on the resulting structure to be used as an etching preventing layer in the succeeding process for removing spacer.

[0038] Referring to FIG. 5B, an oxide layer is deposited on the silicon nitride layer 54 and the oxide layer is subjected to an anisotropy etching process, thereby forming a spacer 55 on the sidewalls of gate 52 having the silicon nitride layer 54 thereon. Then, N type or P type impurity ions are implanted or doped by plasma doping on silicon substrate 50 at both sides of gate 52 including the spacer 55 and rapid thermal treatment is performed to form source and drain regions 56 a and 56 b.

[0039] Referring to FIG. 5C, the spacer is removed by selective etching process using HF solution and the silicon nitride layer 54 as an etching preventing layer. Then, the silicon nitride layer 54 and oxide layer 53 formed on the silicon substrate 50 are removed by an anisotropy etching process. Subsequently, N type or P type impurity ions are implanted in low energy or doped by plasma doping to form SDE doping layers on the silicon substrate 50 at both sides of gate 52. Here, reference code 57 indicates an inactivated doping layer.

[0040] Referring to FIG. 5D, a reaction preventing layer 58 made of a silicon oxide layer is deposited on the resulting structure. An amorphous carbon layer 59 (Graphite) is deposited to a thickness of 200 to 400 Å as a laser absorber layer on the reaction preventing layer 58. Then, laser annealing is performed in an atmosphere of inactive gas and under vacuum, thereby the inactivated doping layer is activated in a high concentration. As a result, SDE doping layer 57 a is formed on inner sides of source and drain regions 56 a and 56 b. Arrows D indicates a path by which energy absorbed in the amorphous carbon 59 is transferred to the lower structure and to the silicon substrate 50. During laser annealing, the amorphous carbon layer 59 absorbs laser energy and the absorbed energy is transferred to the lower structure, thereby activating dopants. Therefore, the metal layer 52 d is not transformed at the gate 52.

[0041] Referring to FIG. 5E, the amorphous carbon layer used as a laser absorber layer is removed by an O2 plasma etching process.

[0042] Thereafter, by performing well-known processes, for example, a spacer formation process, an interlayer insulating layer formation process, a contact formation process and an interconnection process, a MOSFET device having an ultra-shallow junction is obtained with a gate length of less than 100 nm.

[0043] In the method for forming an ultra-shallow junction using laser annealing according to the present invention, the amorphous carbon layer is desirable for a laser absorber layer because it has a very high melting point, approximately 3,800 C. and in laser annealing, has a diffusion length of 0.02 Å in silicon.

[0044] In short, the laser absorber layer should meet several requirements. First, it should have a high laser absorption rate. Second, the melting point and the sublimation point thereof should be higher than the maximum temperature in laser annealing, for example, 1,300 C. Third, it should have no reaction with a reaction preventing layer, that is, the silicon oxide layer during laser annealing and it should be prevented from diffusing into the silicon oxide layer. Finally, when it is removed, it should have a high selective ratio to a lower structure and be capable of easy removal.

[0045] As a result, the amorphous carbon layer is desirable for a laser absorber layer in that it has a high laser absorption rate and a high melting point, approximately 3,800 C. Moreover, it has minimal reaction with the silicon oxide layer during short duration laser annealing of several nanoseconds (ns) and can be easily removed by O2 plasma etching.

[0046] It is expected that carbon may react with the oxygen in the silicon oxide layer during annealing. However, in laser annealing, the temperature of the amorphous carbon layer is about 1,200 C. for several ns and then is decreased to a lower temperature below 200 C. for 300 ns, resulting in minimal reaction between the carbon and the oxygen. In order to completely prevent a reaction between carbon and oxygen, the surface of the silicon oxide layer can be nitrified.

[0047]FIGS. 6A to 6E are cross-sectional views for showing a method for forming an ultra-shallow junction using laser annealing according to another embodiment of the present invention.

[0048] Referring to FIG. 6A, a trench type isolation layer 61 is formed on a silicon substrate 60 to define a field region and an active region, and an N-well and a P-well (not shown) are formed through well-known processes. A gate insulating layer 62 a, a polysilicon layer 62 b, a diffusion preventing layer 62 c, a metal layer for gate 62 d and a hard mask layer 62 e are sequentially formed on the silicon substrate 60. Then, the layers are patterned by well-known photolithography processes, thereby forming a gate 62 having a stacked structure on the active region of the silicon substrate 60. Sequentially, a selective oxidation process is performed to recover etching damage generated in forming the gate 62, therefore an oxide film 63 is formed on the surface of silicon substrate 60 and on the side of polysilicon layer 62 a.

[0049] Referring to FIG. 6B, N type or P type impurity ions are implanted or doped by plasma doping, and then a rapid thermal treatment is performed to form SDE doping layers 64 on the surface of the silicon substrate 60 at both sides of the gate 62.

[0050] Referring to FIG. 6C, a silicon nitride layer 65 is deposited at a thin thickness as an etching preventing layer on the resulting structure and a spacer 66 is formed by oxide layer deposition and anisotropy etching on sidewall of gate 62 having the silicon nitride layer 65 thereon. Here, the silicon nitride layer 65 deposited on the silicon substrate 60 and the gate 62 are removed. Then, N type or P type impurity ions are implanted or doped by plasma doping in order to form source and drain regions on the silicon substrate 60 at both sides of gate 62 including the spacer 66. Reference numeral 67 indicates an inactivated doping layer.

[0051] Referring to FIG. 6D, a reaction preventing layer 68 made of a silicon oxide layer is deposited on the resulting structure and an amorphous carbon layer 69 is deposited as a laser absorber layer on the reaction preventing layer 68. Then, source/drain regions 67 a and 67 b activated in a high concentration are formed on silicon substrate 60 at both sides of gate 62 including the spacer 66 by performing laser annealing in an atmosphere of inactive gas and under vacuum.

[0052] Referring to FIG. 6E, the amorphous carbon layer used as a laser absorber layer is removed by O2 plasma etching.

[0053] Thereafter, well-known succeeding processes are performed to form a MOSFET device having an ultra-shallow junction with a gate length of less than 100 nm.

[0054] According to this embodiment, an amorphous carbon layer is used as a laser absorber layer, thereby preventing transformation of the metal layer of the gate during laser annealing. Additionally, the problem of remaining metal ions has been solved, and as a result, it is possible to fabricate a high performance device.

[0055] As described above, according to the present invention, during laser annealing, transformation of the metal gate is prevented since an amorphous carbon layer is used as a laser absorber layer.

[0056] Use of the present inventive method embodiments can solve the problems of remaining metal ions in removing the laser absorber layer since an amorphous carbon layer is used as a laser absorber layer.

[0057] Moreover, according to the present invention, yield has increased since a laser absorber layer is easily removed by O2 plasma etching.

[0058] As a result, the present invention can be advantageously applied to the fabrication of high performance devices.

[0059] The invention may be embodied in other specific forms without departing from the spirit or essential characteristics described and illustrated herein. The present embodiment is therefore to be considered in all respects as illustrative and not restrictive,. Any changes or modifications which come within the meaning and range of the following claims and equivalents thereof are therefore intended to be embraced thereby.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7262106Jan 15, 2004Aug 28, 2007Applied Materials, Inc.Absorber layer for DSA processing
US7410852 *Apr 21, 2006Aug 12, 2008International Business Machines CorporationOpto-thermal annealing methods for forming metal gate and fully silicided gate field effect transistors
US7494885 *Apr 5, 2004Feb 24, 2009Advanced Micro Devices, Inc.Disposable spacer process for field effect transistor fabrication
US7582492May 19, 2005Sep 1, 2009Panasonic CorporationMethod of doping impurities, and electronic element using the same
US7670891 *Sep 8, 2005Mar 2, 2010Kabushiki Kaisha ToshibaMethod of manufacturing semiconductor device
US7846803May 31, 2007Dec 7, 2010Freescale Semiconductor, Inc.Multiple millisecond anneals for semiconductor device fabrication
US7989333 *May 19, 2009Aug 2, 2011Samsung Electronics Co., Ltd.Methods of forming integrated circuit devices having anisotropically-oxidized nitride layers
US7989350 *Jun 27, 2007Aug 2, 2011Hynix Semiconductor Inc.Method for fabricating semiconductor device with recess gate
US7994040 *Apr 13, 2007Aug 9, 2011Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device and fabrication thereof
US8158509Jan 4, 2010Apr 17, 2012Kabushiki Kaisha ToshibaMethod of manufacturing semiconductor device
US8421166Jul 1, 2011Apr 16, 2013Taiwan Semiconductor Manufacturing Co., Ltd.Semiconductor device and fabrication thereof
US8896030Sep 7, 2012Nov 25, 2014Intel CorporationIntegrated circuits with selective gate electrode recess
US9054178Feb 6, 2014Jun 9, 2015Intel CorporationSelf-aligned contacts
US20120100708 *Jul 5, 2011Apr 26, 2012Park Jae-HwaMethods of Forming Integrated Circuit Devices Having Anisotropically-Oxidized Nitride Layers
EP1753019A1 *May 19, 2005Feb 14, 2007Matsushita Electric Industrial Co., Ltd.Impurity introducing method and electronic element using it
EP1780776A1 *Oct 28, 2005May 2, 2007SGS-THOMSON MICROELECTRONICS S.r.l.Process for manufacturing a high-scale-integration mos device
EP1965419A2 *Feb 28, 2008Sep 3, 2008Applied Materials, Inc.Absorber layer candidates and techniques for application
EP2519975A2 *Dec 7, 2010Nov 7, 2012Intel CorporationSelf-aligned contacts
EP2519975A4 *Dec 7, 2010Sep 11, 2013Intel CorpSelf-aligned contacts
WO2005036627A1Oct 1, 2004Apr 21, 2005Applied Materials IncAbsorber layer for dynamic surface annealing processing
WO2008150683A1 *May 19, 2008Dec 11, 2008Freescale Semiconductor IncMultiple millisecond anneals for semiconductor device fabrication
WO2011090571A2Dec 7, 2010Jul 28, 2011Intel CorporationSelf-aligned contacts
WO2013095347A1 *Dec 19, 2011Jun 27, 2013Intel CorporationSelective laser annealing process for buried regions in a mos device
Classifications
U.S. Classification438/535, 257/E21.347, 257/E29.155
International ClassificationH01L21/268, H01L21/265, H01L29/78, H01L21/336, H01L29/49, H01L21/334
Cooperative ClassificationH01L29/6659, H01L29/4925, H01L29/6656, H01L21/268
European ClassificationH01L29/66M6T6F11B3, H01L29/66M6T6F10, H01L21/268
Legal Events
DateCodeEventDescription
Dec 10, 2001ASAssignment
Apr 7, 2006FPAYFee payment
Year of fee payment: 4
Apr 22, 2010FPAYFee payment
Year of fee payment: 8
Jun 13, 2014REMIMaintenance fee reminder mailed
Nov 5, 2014LAPSLapse for failure to pay maintenance fees
Dec 23, 2014FPExpired due to failure to pay maintenance fee
Effective date: 20141105