US20020175728A1 - Programmable differential delay circuit with fine delay adjustment - Google Patents
Programmable differential delay circuit with fine delay adjustment Download PDFInfo
- Publication number
- US20020175728A1 US20020175728A1 US10/142,472 US14247202A US2002175728A1 US 20020175728 A1 US20020175728 A1 US 20020175728A1 US 14247202 A US14247202 A US 14247202A US 2002175728 A1 US2002175728 A1 US 2002175728A1
- Authority
- US
- United States
- Prior art keywords
- coupled
- delay
- transistor
- region
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00195—Layout of the delay element using FET's
- H03K2005/00208—Layout of the delay element using FET's using differential stages
Definitions
- the present invention relates generally to signaling between electrical components and in particular the present invention relates to a mechanism to provide high resolution of signals transmitted in electrical systems.
- signals from a common source may be distributed for controlling many widely separated circuit modules.
- the time delays associated with passage of a signal through parallel paths are not uniform; often, they arrive in skewed time relation to each other.
- data transferred in parallel will often arrived skewed from adjacent data signals, or from an accompanying clock signal.
- an attempt is made to correct the skew it by adding a finite time delay to the signal.
- registers store data present at their inputs either at a system clock transition or during a particular phase of the system clock. Skew in the system clock signal impacts register-to-register transfers, i.e., it may cause a register to store data either before it has become valid or after it is no longer valid.
- a delay line for adding delay to a signal includes a number of delay elements, including a first and a second delay element.
- the delay line further includes a multiplexer connected to each of the multiple of delay elements.
- the second delay element adds a predetermined delay to the signal and the first delay element operates with the multiplexer to selectively add a second predetermined delay to the signal.
- FIG. 1 is a schematic illustration of a delay line according to the teachings of this application.
- FIG. 2 is a high-level schematic illustration of a thermometer encoding device according to the teachings of this application;
- FIG. 3 is an illustration of a schematic of a pass gate that can be implemented in one embodiment of the present invention.
- FIG. 4 is an illustration of a schematic of a 4-to-1 multiplexor that can be implemented in one embodiment of the present invention
- FIG. 5 is a simplified illustration of a delay chain according to the teachings of the present invention.
- FIG. 6 is a simplified illustration of a delay chain coupled to a thermometer encoding device according to the present invention.
- FIG. 7 is a detailed schematic of a differential MUX control circuit
- FIG. 8 is an illustration of a delay element according to the teachings of the present invention.
- FIG. 9 is an illustration of a representative pass gate device.
- FIG. 10 is an illustration of a system for controlling the amount of delay added to a signal through a delay line.
- FIG. 11 is a detailed schematic of a block which controls one stage of a delay chain.
- FIG. 12 is an illustration of how control blocks ( 420 ) may be cascaded together to control an entire delay line chain.
- FIG. 1 is a high-level block diagram of a signal deskewing circuit 100 used to reduce skew between signals.
- a deskewing circuit is described in SYSTEM AND METHOD FOR ADAPTIVELY DESKEWING PARALLEL DATA SIGNALS RELATIVE TO A CLOCK, U.S. Patent Application No. Xx/yyy,yyy, filed herewith.
- signal deskewing circuit 100 receives two or more data signals 105 and a channel clock 115 from another device and removes skew between the two or more data signals to create deskewed data signals 116 .
- signal deskewing circuit 100 includes two or more data capture circuits 110 , a delay line controller 120 and a channel clock interface 130 .
- Each data capture circuit 110 includes a delay line 112 and a skew detection circuit 114 connected to delay line 112 .
- Delay line controller 120 is connected to each delay line 112 and each skew detection circuit 114 .
- Delay line controller 120 receives skew indicator signals 118 representing skew from each of the skew detection circuits 114 and controls the delay added by each of the At delay lines 112 via control 122 .
- channel clock interface 130 receives channel clock 115 , doubles its frequency to form doubled channel clock 132 and drives each skew detection circuit 114 with doubled channel clock 132 .
- a delay line 112 which can be used in signal deskewing circuit 100 is shown in FIG. 2.
- Delay line 112 includes one or more delay subcircuits 150 .
- Each delay subcircuit 150 includes forward input 152, forward output 154 , return input 156 and return output 158.
- delay subcircuits 150.1 through 150 .N are wired together such that a forward input 152 is connected to an adjacent forward output 154 , and a return input 156 is connected to an adjacent return output 158.
- forward input 152 . 2 is connected to forward output 154 . 1 and return input 156 . 1 is connected to return output 158 . 2 .
- Delay line 112 can also be used within channel clock interface 130 to reduce skew between channel clock 115 and each of the data signals 105 .
- each subcircuit 150 includes two delay elements (160.1 and 160 . 2 ) and a 3 to 1 multiplexer 162 .
- forward input 152 is connected to delay element 160.1 and to an input of 3 to 1 multiplexer 162 .
- the output of the first delay element 160.1 is connected to forward output 154 and to a second input of multiplexer 162 .
- Return input 156 is connected to the third input of multiplexer 162 .
- the output of multiplexer 162 is connected to delay element 160 . 2 .
- the output of delay element 160 . 2 is connected in turn to return output 158.
- Delay subcircuit 150 of FIG. 3 can, therefore, add one or two delays to a signal arriving at forward input 152.
- each subcircuit 150 includes two delay elements (160.1 and 160 . 2 ) and a 4 to 1 multiplexer 164.
- forward input 152 is connected to delay element 160.1 and to an input of 4 to 1 multiplexer 164.
- the output of the first delay element 160.1 is connected to forward output 154 and to a second input of multiplexer 164.
- return input 156 is actually two signal lines ( 166 and 168 ). Return input 166 is connected to a third input of multiplexer 164. Return input 168 is connected to a fourth input of multiplexer 164.
- the output of multiplexer 164 is connected to delay element 160 . 2 .
- the output of delay element 160 . 2 is connected in turn to return output 158.
- Delay subcircuit 150 of FIG. 4 can, therefore, add one or two delays to a signal arriving at forward input 152.
- FIG. 5 One embodiment of a delay line 112 based in delay subcircuit of FIG. 4 is shown in FIG. 5.
- forward outputs 154 are fed back into inputs of multiplexers 164 through signal line 166 .
- Such an approach provides two feedback paths for propagating a delayed data signal. The advantages of such an approach are discussed below.
- each of the signal lines is differential.
- One such embodiment is shown in FIG. 6.
- 4-to-1 multiplexer 164 is replaced by a multiplexer pair ( 230 and 240 ).
- Delay elements 210 and 220 are also differential. (It should be understood that each subcircuit 150 could be driven by either single-ended or differential signals, and that differential signals do not have to be used within subcircuit 150 .)
- a differential data or clock signal 205 is transmitted to the first delay element 210 and a second signal 215 is also sent to the delay element 210 .
- the first delay element 210 adds a predetermined amount of delay to both the 205 and the 215 signal, creating delayed signals 207 and 209 , respectively.
- Delayed signal 207 is routed to external circuitry and to the first multiplexor 230 , where it is latched.
- Delayed signal 209 is routed to external circuitry and to the second multiplexor 240 .
- First multiplexor 230 receives two external signals, 235 and 237 , respectively.
- the second multiplexor 240 receives two external signals, 245 and 247 , respectively.
- multiplexor selection control lines SEL 3 - 0 and NSEL 3 - 0
- Second delay element 220 adds a predetermined amount of delay to signals on outputs 225 and 227 and transmits them both to external circuitry.
- the path from a MUX input to output 158 is the minimum overall propagation delay.
- the minimum latency through a chain of these circuits 150 is from the inputs 152 of the first cell ( 150 . 1 ), through the MUX and out output 158 of the first cell ( 150 . 1 ).
- the path through delay element 160.1 and multiplexer 162 or 164 is selected. This means that the cumulative delay includes the delay introduced by delay element 160.1 (i.e., the minimum step size is added to the previously calculated delay).
- the delay introduced by multiplexor 162 can be significant and technology limitations may make it difficult to speed up the path through MUX 162 .
- attempts to speed up the path may introduce skew between the true and compliment inputs of our differential signal. This is unacceptable.
- This progression can be carried on for an arbitrary number of delay increments of D.
- the minimum propagation is only 2D.
- the input and output signals are always from the same physical location which is good for physical design flow.
- each delay element 160 includes a plurality of input and output nodes, including a first and second input node and a first and second output node and further includes transistors operatively coupled as shown in FIG. 7.
- the particular delay element, shown in FIG. 7, is configured with a first NMOS transistor, wherein a source region is coupled for ground, and a second PMOS transistor, wherein a source region of a second transistor is coupled to drain region of a first transistor.
- the delay element can further include a third PMOS transistor, where a gate region is coupled to a second input node, wherein a drain region is coupled to ground.
- a fourth NMOS transistor where a drain region of a fourth transistor is coupled to a source region of a fourth transistor is coupled to the drain of a third transistor.
- the gate of a fourth transistor is further coupled to a gate of a third, a first and a second transistor.
- a fifth NMOS transistor where a drain region of a fifth transistor is coupled to a first output node.
- the source region of a fifth transistor is coupled to ground and wherein a gate region is coupled to a second output node and the source region of a fourth transistor.
- a sixth PMOS transistor wherein a source region is coupled to a source region of a second transistor, wherein drain region is coupled to a drain region of second transistor and a first output node, and a seventh NMOS transistor, where a drain region is coupled to a second output node, wherein a gate region is coupled to a drain region is coupled to a drain region of a fifth transistor and wherein a source region is coupled to ground.
- An eighth PMOS transistor where a source region is coupled to a source region of a sixth transistor. The drain region is coupled to a gate region of a sixth transistor and a second output node, and wherein a gate region is coupled to a drain region of a sixth transistor.
- a ninth PMOS transistor where a source region is coupled to a gate region of a seventh transistor, a drain region is coupled to ground and wherein a gate region is further coupled to a first input node.
- a tenth PMOS transistor where a source region is coupled to a source region of a eighth transistor. The drain region is coupled to the drain region of a eighth transistor and wherein gate region is coupled to a first signal node.
- An eleventh NMOS transistor where a drain region is coupled to a bias voltage, a source region is coupled to a source region is coupled to a source region of a ninth transistor and wherein a gate region is further coupled to a first input node.
- a twelfth NMOS transistor where a source region is coupled to ground, a drain region is coupled to a drain region of a tenth transistor and the gate region is coupled to a first input node.
- FIG. 8 is a detailed schematic of one embodiment of multiplexer 164.
- four pass gates 402 operate under control of selection control lines SEL 3 - 0 and NSEL 3 - 0 .
- Pass gate 402 includes an n-channel metal oxide semiconductor transistor (NMOS) M 1 and a p-channel metal oxide semiconductor transistor M 0 .
- the drain region, 303 , of the NMOS transistor M 1 is coupled to the source region, 301 , of the p-channel metal oxide semiconductor (PMOS) transistor M 0 .
- the source region, 304 , of the NMOS transistor is coupled to the drain region, 302 , of the PMOS transistor.
- Node 1 is connected to both the drain region 303 of M 1 and the source region 301 of M 0 .
- Node 2 is connected to both the source region 304 of M 1 and the drain region 302 of M 0 .
- select signal driving the gate region of M 1
- NSEL second select signal
- FIG. 10 illustrates one mechanism which can be used to control the amount of delay added to a signal through delay line 112 .
- delay line 112 includes a delay control circuit 400 and N delay subcircuits 150 .
- Delay control circuit 400 includes M*N select lines 402 used to control delay subcircuits 150 and a delay control input 404 used to control select lines 402 .
- the N delay subcircuits 150 are connected as in FIG. 5.
- a data or clock signal arriving at signal input 505 is propagated through delay line 112 as a function of the M select lines 402 connected from control circuit 400 to subcircuits 150 .
- delay subcircuit 150 includes a 3 to 1 multiplexer as is shown in FIG. 3.
- delay subcircuit 150 includes a 4 to 1 multiplexer as is shown in FIGS. 4 through 6. Enough information must, therefore, be transmitted on each the select lines 402 routed to each subcircuit 150 to select one of the four inputs to the 4 to 1 multiplexer.
- M equals eight. That is, eight select lines 402 (SEL 3 - 0 and NSEL 3 - 0 ) are routed from control circuit 400 to each of the subcircuits 150 .
- the NSEL lines are the complement of the SEL lines.
- delay control circuit 400 includes a delay variable register used to hold a delay variable. In such an embodiment, delay control circuit 400 also includes a decoder used to decode select lines 402 from the contents of the delay variable register.
- each of the select lines 402 is written to and latched within control circuit 400 .
- control circuit 400 includes a thermometer encoding device such as is shown in FIG. 11.
- control circuit 400 includes N control cells 420 .
- Each control cell 420 sources the select lines 402 for its associated subcircuit 150 .
- a differential signal embodiment is shown in FIG. 11 but the concept could be applied as well to circuits using only single ended signals.
- mode signals 422 are common to all of the control cells 420 .
- mode signals 422 control the data latched into flip flops 424 .
- the outputs 426 of the flip flops 424 are connected to NAND gates 428 in order to form NSEL 3 - 0 .
- SEL 3 - 0 is then formed from NSEL 3 - 0 , respectively by running each signal through an inverter 430 .
- the data in flip flops 424 can shift left by one, shift left by 2, shift right by one, shift right by 2, hold or zero all flip flops in the circuitry. At initialization all flip-flops can be set to zero except the left most bit which is set high. Implementing a thermometer encoding device in this manner guarantees a solid stream of logical highs are shifted through the control circuitry in thermometer code fashion. To the left of some point is all logical highs in the flip flops while to the right of that point are all logical lows.
- FIG. 12 shows how multiple control cells 420 , can be cascaded together to control an entire delay line chain.
- a mechanism to provide fine resolution delay increments for differential signals was required.
- the resolution of the delay increment was to be on the order of fifty picoseconds.
- the delay chain is comprised of a number of identical subcircuits.
- Each subcircuit has a forward input, forward output, return input and a return output.
- the subcircuits are wired together such that a forward input is wired to an adjacent forward output, a return input is wired to an adjacent return output.
- each subcircuit is comprised of two delay elements and a 4 to 1 multiplexer. One of the delay elements is wired between the forward input and forward output. The remaining element is wired between the output of the multiplexer and the return output.
- the multiplexer controls connects either the forward input, forward output, forward output of the next delay stage or the return output to the input of the second delay element. In practice the delay through the multiplexer is twice the delay through the delay element. This allows the delay increment to be equal to the delay through a delay element.
Abstract
Description
- The present invention relates generally to signaling between electrical components and in particular the present invention relates to a mechanism to provide high resolution of signals transmitted in electrical systems.
- In modern computer systems, signals from a common source may be distributed for controlling many widely separated circuit modules. The time delays associated with passage of a signal through parallel paths are not uniform; often, they arrive in skewed time relation to each other. Similarly, data transferred in parallel will often arrived skewed from adjacent data signals, or from an accompanying clock signal. Often, an attempt is made to correct the skew it by adding a finite time delay to the signal.
- Within a computer system, data is passed from register to register, with varying amounts of processing performed between registers. Registers store data present at their inputs either at a system clock transition or during a particular phase of the system clock. Skew in the system clock signal impacts register-to-register transfers, i.e., it may cause a register to store data either before it has become valid or after it is no longer valid.
- As system clock periods shrink there is increasing pressure on the computer architect to increase determinism in the system design. Clock skew, like setup time, hold time and propagation delay, increase the amount of time that data is in an indeterminable state. System designers must be careful that this indeterminable state does not fall within the sampling window of a register in order to preserve data integrity.
- It is possible to minimize a limited amount of signal skew by applying careful attention to the layout and design of the circuit topography. Application of design rules to reduce skew becomes less effective as the clock period shrinks and the distance a signal must travel increases (at least with respect to the clock period). Many steps are only effective for the chips themselves and oftentimes cannot address skew from various divergent clock pulse path interconnections. In addition, such skew compensations, once implemented, oftentimes cannot accommodate introduction of subsequent increments of skew as from component aging, operating environment variations, and so forth.
- For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a system and method of reducing skew between two or more signal lines.
- The above mentioned problems are addressed by the present invention and will be understood by reading and studying the following specification.
- In one embodiment of the present invention, a delay line for adding delay to a signal is presented. The delay line includes a number of delay elements, including a first and a second delay element. The delay line further includes a multiplexer connected to each of the multiple of delay elements. According to the present invention the second delay element adds a predetermined delay to the signal and the first delay element operates with the multiplexer to selectively add a second predetermined delay to the signal.
- These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
- FIG. 1 is a schematic illustration of a delay line according to the teachings of this application;
- FIG. 2 is a high-level schematic illustration of a thermometer encoding device according to the teachings of this application;
- FIG. 3 is an illustration of a schematic of a pass gate that can be implemented in one embodiment of the present invention;
- FIG. 4 is an illustration of a schematic of a 4-to-1 multiplexor that can be implemented in one embodiment of the present invention;
- FIG. 5 is a simplified illustration of a delay chain according to the teachings of the present invention;
- FIG. 6 is a simplified illustration of a delay chain coupled to a thermometer encoding device according to the present invention;
- FIG. 7 is a detailed schematic of a differential MUX control circuit; and
- FIG. 8 is an illustration of a delay element according to the teachings of the present invention.
- FIG. 9 is an illustration of a representative pass gate device.
- FIG. 10 is an illustration of a system for controlling the amount of delay added to a signal through a delay line.
- FIG. 11 is a detailed schematic of a block which controls one stage of a delay chain.
- FIG. 12 is an illustration of how control blocks (420) may be cascaded together to control an entire delay line chain.
- In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the claims.
- FIG. 1 is a high-level block diagram of a
signal deskewing circuit 100 used to reduce skew between signals. Such a deskewing circuit is described in SYSTEM AND METHOD FOR ADAPTIVELY DESKEWING PARALLEL DATA SIGNALS RELATIVE TO A CLOCK, U.S. Patent Application No. Xx/yyy,yyy, filed herewith. - As shown in FIG. 1,
signal deskewing circuit 100 receives two ormore data signals 105 and achannel clock 115 from another device and removes skew between the two or more data signals to createdeskewed data signals 116. In one embodiment,signal deskewing circuit 100 includes two or moredata capture circuits 110, adelay line controller 120 and achannel clock interface 130. Eachdata capture circuit 110 includes adelay line 112 and askew detection circuit 114 connected todelay line 112.Delay line controller 120 is connected to eachdelay line 112 and eachskew detection circuit 114.Delay line controller 120 receivesskew indicator signals 118 representing skew from each of theskew detection circuits 114 and controls the delay added by each of theAt delay lines 112 viacontrol 122. In one embodiment,channel clock interface 130 receiveschannel clock 115, doubles its frequency to form doubledchannel clock 132 and drives eachskew detection circuit 114 with doubledchannel clock 132. - A
delay line 112 which can be used insignal deskewing circuit 100 is shown in FIG. 2. Delayline 112 includes one ormore delay subcircuits 150. Eachdelay subcircuit 150 includesforward input 152,forward output 154,return input 156 andreturn output 158. In one embodiment, as is shown in FIG. 2, delay subcircuits 150.1 through 150.N are wired together such that aforward input 152 is connected to an adjacentforward output 154, and areturn input 156 is connected to anadjacent return output 158. (For instance, in the embodiment shown in FIG. 2, forward input 152.2 is connected to forward output 154.1 and return input 156.1 is connected to return output 158.2.) - Delay
line 112 can also be used withinchannel clock interface 130 to reduce skew betweenchannel clock 115 and each of thedata signals 105. - In one embodiment, each
subcircuit 150 includes two delay elements (160.1 and 160.2) and a 3 to 1multiplexer 162. One such embodiment is shown in FIG. 3. In the embodiment shown in FIG. 3,forward input 152 is connected to delay element 160.1 and to an input of 3 to 1multiplexer 162. The output of the first delay element 160.1 is connected toforward output 154 and to a second input ofmultiplexer 162.Return input 156 is connected to the third input ofmultiplexer 162. - In the embodiment shown in FIG. 3, the output of
multiplexer 162 is connected to delay element 160.2. The output of delay element 160.2 is connected in turn to returnoutput 158. Delay subcircuit 150 of FIG. 3 can, therefore, add one or two delays to a signal arriving atforward input 152. - In one embodiment, each
subcircuit 150 includes two delay elements (160.1 and 160.2) and a 4 to 1multiplexer 164. One such embodiment is shown in FIG. 4. In the embodiment shown in FIG. 4,forward input 152 is connected to delay element 160.1 and to an input of 4 to 1multiplexer 164. The output of the first delay element 160.1 is connected toforward output 154 and to a second input ofmultiplexer 164. - In the embodiment shown in FIG. 4, return
input 156 is actually two signal lines (166 and 168).Return input 166 is connected to a third input ofmultiplexer 164.Return input 168 is connected to a fourth input ofmultiplexer 164. - In the embodiment shown in FIG. 4, the output of
multiplexer 164 is connected to delay element 160.2. The output of delay element 160.2 is connected in turn to returnoutput 158. Delay subcircuit 150 of FIG. 4 can, therefore, add one or two delays to a signal arriving atforward input 152. - One embodiment of a
delay line 112 based in delay subcircuit of FIG. 4 is shown in FIG. 5. In the embodiment shown in FIG. 5forward outputs 154 are fed back into inputs ofmultiplexers 164 throughsignal line 166. Such an approach provides two feedback paths for propagating a delayed data signal. The advantages of such an approach are discussed below. - A differential signal approach will be discussed next. In one embodiment, each of the signal lines is differential. One such embodiment is shown in FIG. 6. In one such embodiment 4-to-1
multiplexer 164 is replaced by a multiplexer pair (230 and 240). Delayelements subcircuit 150.) - In the differential embodiment shown, a differential data or clock signal205 is transmitted to the
first delay element 210 and a second signal 215 is also sent to thedelay element 210. Thefirst delay element 210 adds a predetermined amount of delay to both the 205 and the 215 signal, creating delayedsignals Delayed signal 207 is routed to external circuitry and to thefirst multiplexor 230, where it is latched.Delayed signal 209 is routed to external circuitry and to thesecond multiplexor 240. -
First multiplexor 230 receives two external signals, 235 and 237, respectively. Thesecond multiplexor 240 receives two external signals, 245 and 247, respectively. In the embodiment shown multiplexor selection control lines (SEL3-0 and NSEL3-0) are used to select the signal to be transmitted onoutputs multiplexors Second delay element 220 adds a predetermined amount of delay to signals onoutputs - Design considerations will drive whether a 3 to 1 multiplexor such as
multiplexor 162 or a 4 to 1 multiplexor such asmultiplexors delay element 160 or 210, it is very difficult to design the path from 168 through 158 to introduce a delay less than or equal to the minimum step size. - In one embodiment, the path from a MUX input to
output 158 is the minimum overall propagation delay. The minimum latency through a chain of thesecircuits 150 is from theinputs 152 of the first cell (150.1), through the MUX and outoutput 158 of the first cell (150.1). This delay is=M+D, where M is the delay through the multiplexor and D is the delay through delay element 160.2. (In the following discussion, we'll assume that the delay added by each of the delay elements 160 is equal to D and that the delay added by each multiplexor is equal to M.) - To add a little bit more delay, the path through delay element 160.1 and
multiplexer - In the case of the 3 to 1
multiplexor 162, additional delay is added by propagating a signal through delay element 160.1 of circuit 150.1, throughmultiplexor 162 of circuit 150.2, through delay element 160.2 of circuit 150.2, throughmultiplexor 162 of circuit 150.1 and through delay element 160.2 of circuit 150.1. The end result is a delay which includes the delays introduced by three delay elements and two multiplexors, or=M+D+D+M+D. The difference in delay between the two paths is, therefore M+D. - The delay introduced by
multiplexor 162 can be significant and technology limitations may make it difficult to speed up the path throughMUX 162. In the differential embodiment, attempts to speed up the path may introduce skew between the true and compliment inputs of our differential signal. This is unacceptable. - It is possible, however, to optimize the delay through the MUX and differential circuitry in the return path so that it is twice the minimum acceptable delay or twice the delay through the forward path (which represents the minimum delay increment in the cell). This in combination with
inputs 166 allow us to reach our minimum step size requirement. If the delay added going through a forward path is D and the delay going through a return path is 2D the increment progression is as follows:1) Delay = 2D: path from input 152 throughmultiplexor 164 tooutput 1582) Delay = 3D: path from input 152 through delay 160 throughmultiplexor 164to output 1583) Delay = 4D: path from input 152 through delay element 160.1 of 150.1,through delay element 160.1 of 150.2, through multiplexor 164 tooutput 1583) Delay = 5D: path from input 152 through delay element 160.1 of 150.1,through multiplexor 164 of 150.2, throughmultiplexor 164 of150.1 to output 158 - This progression can be carried on for an arbitrary number of delay increments of D. The minimum propagation is only 2D. The input and output signals are always from the same physical location which is good for physical design flow.
- One embodiment of a delay element160 is shown in FIG. 7. In the embodiment shown in FIG. 7, each delay element 160 includes a plurality of input and output nodes, including a first and second input node and a first and second output node and further includes transistors operatively coupled as shown in FIG. 7. The particular delay element, shown in FIG. 7, is configured with a first NMOS transistor, wherein a source region is coupled for ground, and a second PMOS transistor, wherein a source region of a second transistor is coupled to drain region of a first transistor. The delay element can further include a third PMOS transistor, where a gate region is coupled to a second input node, wherein a drain region is coupled to ground. A fourth NMOS transistor, where a drain region of a fourth transistor is coupled to a source region of a fourth transistor is coupled to the drain of a third transistor. The gate of a fourth transistor is further coupled to a gate of a third, a first and a second transistor. A fifth NMOS transistor, where a drain region of a fifth transistor is coupled to a first output node. The source region of a fifth transistor is coupled to ground and wherein a gate region is coupled to a second output node and the source region of a fourth transistor. A sixth PMOS transistor, wherein a source region is coupled to a source region of a second transistor, wherein drain region is coupled to a drain region of second transistor and a first output node, and a seventh NMOS transistor, where a drain region is coupled to a second output node, wherein a gate region is coupled to a drain region is coupled to a drain region of a fifth transistor and wherein a source region is coupled to ground. An eighth PMOS transistor, where a source region is coupled to a source region of a sixth transistor. The drain region is coupled to a gate region of a sixth transistor and a second output node, and wherein a gate region is coupled to a drain region of a sixth transistor. A ninth PMOS transistor, where a source region is coupled to a gate region of a seventh transistor, a drain region is coupled to ground and wherein a gate region is further coupled to a first input node. A tenth PMOS transistor, where a source region is coupled to a source region of a eighth transistor. The drain region is coupled to the drain region of a eighth transistor and wherein gate region is coupled to a first signal node. An eleventh NMOS transistor, where a drain region is coupled to a bias voltage, a source region is coupled to a source region is coupled to a source region of a ninth transistor and wherein a gate region is further coupled to a first input node. A twelfth NMOS transistor, where a source region is coupled to ground, a drain region is coupled to a drain region of a tenth transistor and the gate region is coupled to a first input node.
- FIG. 8 is a detailed schematic of one embodiment of
multiplexer 164. In the embodiment shown in FIG. 8, fourpass gates 402 operate under control of selection control lines SEL3-0 and NSEL3-0. - A
representative pass gate 402 is shown in FIG. 9.Pass gate 402 includes an n-channel metal oxide semiconductor transistor (NMOS) M1 and a p-channel metal oxide semiconductor transistor M0. The drain region, 303, of the NMOS transistor M1 is coupled to the source region, 301, of the p-channel metal oxide semiconductor (PMOS) transistor M0. The source region, 304, of the NMOS transistor is coupled to the drain region, 302, of the PMOS transistor.Node 1 is connected to both thedrain region 303 of M1 and thesource region 301 of M0.Node 2 is connected to both thesource region 304 of M1 and thedrain region 302 of M0. There is a select signal (SEL) driving the gate region of M1 and a second select signal (NSEL) is driving the gate region of M0. When SEL is high, turning the M1 “on”, and if NSEL is a low, turning on M0, then a signal applied tonode 1 will be “passed” through and be transmitted throughnode 2. - FIG. 10 illustrates one mechanism which can be used to control the amount of delay added to a signal through
delay line 112. In the embodiment shown in FIG. 10,delay line 112 includes adelay control circuit 400 andN delay subcircuits 150. Delaycontrol circuit 400 includes M*Nselect lines 402 used to controldelay subcircuits 150 and adelay control input 404 used to controlselect lines 402. In one embodiment, theN delay subcircuits 150 are connected as in FIG. 5. A data or clock signal arriving atsignal input 505 is propagated throughdelay line 112 as a function of the Mselect lines 402 connected fromcontrol circuit 400 tosubcircuits 150. In one embodiment,delay subcircuit 150 includes a 3 to 1 multiplexer as is shown in FIG. 3. Enough information must, therefore, be transmitted on each theselect lines 402 routed to each subcircuit 150 to select one of the three inputs to the 3 to 1 multiplexer. In another embodiment,delay subcircuit 150 includes a 4 to 1 multiplexer as is shown in FIGS. 4 through 6. Enough information must, therefore, be transmitted on each theselect lines 402 routed to each subcircuit 150 to select one of the four inputs to the 4 to 1 multiplexer. - In one differential signal embodiment, such as is shown in FIG. 6, M equals eight. That is, eight select lines402 (SEL3-0 and NSEL3-0) are routed from
control circuit 400 to each of thesubcircuits 150. The NSEL lines are the complement of the SEL lines. - In one embodiment,
delay control circuit 400 includes a delay variable register used to hold a delay variable. In such an embodiment,delay control circuit 400 also includes a decoder used to decodeselect lines 402 from the contents of the delay variable register. - In another embodiment, the state of each of the
select lines 402 is written to and latched withincontrol circuit 400. - In yet another embodiment,
control circuit 400 includes a thermometer encoding device such as is shown in FIG. 11. In the embodiment shown in FIG. 11,control circuit 400 includesN control cells 420. Eachcontrol cell 420 sources theselect lines 402 for its associatedsubcircuit 150. A differential signal embodiment is shown in FIG. 11 but the concept could be applied as well to circuits using only single ended signals. - In the embodiment shown in FIG. 11, when a select line is high the corresponding differential inputs of the delay line are propagated through the circuitry. Therefore, when SEL0 is high, the least amount of delay is added by
delay subcircuit 150 and when SEL3 is high, the greatest amount of delay is added bydelay subcircuit 150. - In one embodiment, mode signals422 are common to all of the
control cells 420. In one embodiment, mode signals 422 control the data latched into flip flops 424. The outputs 426 of the flip flops 424 are connected to NAND gates 428 in order to form NSEL3-0. SEL3-0 is then formed from NSEL3-0, respectively by running each signal through aninverter 430. - In one embodiment, depending on the value of the mode signal422, the data in flip flops 424 can shift left by one, shift left by 2, shift right by one, shift right by 2, hold or zero all flip flops in the circuitry. At initialization all flip-flops can be set to zero except the left most bit which is set high. Implementing a thermometer encoding device in this manner guarantees a solid stream of logical highs are shifted through the control circuitry in thermometer code fashion. To the left of some point is all logical highs in the flip flops while to the right of that point are all logical lows.
- FIG. 12 shows how
multiple control cells 420, can be cascaded together to control an entire delay line chain. - Thus, novel structures and methods for reducing the skew on signals transmitted between electrical components while reducing both engineering and material costs related to achieving low skew occurrence in data signals has been described.
- A mechanism to provide fine resolution delay increments for differential signals was required. In addition it was desirable for the resulting circuit to perform duty cycle correction on the differential signals, to provide some amount of test coverage and to minimize the physical design process. The resolution of the delay increment was to be on the order of fifty picoseconds.
- The delay chain is comprised of a number of identical subcircuits. Each subcircuit has a forward input, forward output, return input and a return output. The subcircuits are wired together such that a forward input is wired to an adjacent forward output, a return input is wired to an adjacent return output. In one embodiment of the present invention, each subcircuit is comprised of two delay elements and a 4 to 1 multiplexer. One of the delay elements is wired between the forward input and forward output. The remaining element is wired between the output of the multiplexer and the return output. The multiplexer controls connects either the forward input, forward output, forward output of the next delay stage or the return output to the input of the second delay element. In practice the delay through the multiplexer is twice the delay through the delay element. This allows the delay increment to be equal to the delay through a delay element.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.
Claims (39)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/142,472 US6486723B1 (en) | 1999-12-30 | 2002-05-09 | Programmable differential delay circuit with fine delay adjustment |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/475,466 US6417713B1 (en) | 1999-12-30 | 1999-12-30 | Programmable differential delay circuit with fine delay adjustment |
US10/142,472 US6486723B1 (en) | 1999-12-30 | 2002-05-09 | Programmable differential delay circuit with fine delay adjustment |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/475,466 Division US6417713B1 (en) | 1999-12-30 | 1999-12-30 | Programmable differential delay circuit with fine delay adjustment |
Publications (2)
Publication Number | Publication Date |
---|---|
US6486723B1 US6486723B1 (en) | 2002-11-26 |
US20020175728A1 true US20020175728A1 (en) | 2002-11-28 |
Family
ID=23887685
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/475,466 Expired - Lifetime US6417713B1 (en) | 1999-12-30 | 1999-12-30 | Programmable differential delay circuit with fine delay adjustment |
US10/142,472 Expired - Lifetime US6486723B1 (en) | 1999-12-30 | 2002-05-09 | Programmable differential delay circuit with fine delay adjustment |
US10/143,413 Expired - Lifetime US6803872B2 (en) | 1999-12-30 | 2002-05-09 | Programmable differential delay circuit with fine delay adjustment |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/475,466 Expired - Lifetime US6417713B1 (en) | 1999-12-30 | 1999-12-30 | Programmable differential delay circuit with fine delay adjustment |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/143,413 Expired - Lifetime US6803872B2 (en) | 1999-12-30 | 2002-05-09 | Programmable differential delay circuit with fine delay adjustment |
Country Status (1)
Country | Link |
---|---|
US (3) | US6417713B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030197534A1 (en) * | 2002-04-18 | 2003-10-23 | International Business Machines Corporation | On chip timing adjustment in multi-channel fast data transfer |
US20070046335A1 (en) * | 2005-08-25 | 2007-03-01 | Becker Wiren D | Programmable driver delay |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6480548B1 (en) | 1997-11-17 | 2002-11-12 | Silicon Graphics, Inc. | Spacial derivative bus encoder and decoder |
US6775339B1 (en) | 1999-08-27 | 2004-08-10 | Silicon Graphics, Inc. | Circuit design for high-speed digital communication |
US6417713B1 (en) * | 1999-12-30 | 2002-07-09 | Silicon Graphics, Inc. | Programmable differential delay circuit with fine delay adjustment |
US7031420B1 (en) | 1999-12-30 | 2006-04-18 | Silicon Graphics, Inc. | System and method for adaptively deskewing parallel data signals relative to a clock |
KR100689033B1 (en) * | 2001-02-02 | 2007-03-08 | 삼성전자주식회사 | Data slicer and RF receiver employing the same |
JP3868776B2 (en) * | 2001-08-28 | 2007-01-17 | 株式会社日立製作所 | Bidirectional data transmission / reception method and system |
US6850107B2 (en) | 2001-08-29 | 2005-02-01 | Micron Technology, Inc. | Variable delay circuit and method, and delay locked loop, memory device and computer system using same |
US7170907B1 (en) * | 2002-02-15 | 2007-01-30 | Marvell Semiconductor Israel Ltd. | Dynamic alignment for data on a parallel bus |
US7088158B2 (en) * | 2002-05-14 | 2006-08-08 | Lsi Logic Corporation | Digital multi-phase clock generator |
US6756832B2 (en) * | 2002-10-16 | 2004-06-29 | Lsi Logic Corporation | Digitally-programmable delay line for multi-phase clock generator |
US6967514B2 (en) * | 2002-10-21 | 2005-11-22 | Rambus, Inc. | Method and apparatus for digital duty cycle adjustment |
US6914467B2 (en) * | 2003-12-04 | 2005-07-05 | International Business Machines Corporation | Dual edge programmable delay unit |
US8452929B2 (en) | 2005-04-21 | 2013-05-28 | Violin Memory Inc. | Method and system for storage of data in non-volatile media |
US9582449B2 (en) | 2005-04-21 | 2017-02-28 | Violin Memory, Inc. | Interconnection system |
US8112655B2 (en) * | 2005-04-21 | 2012-02-07 | Violin Memory, Inc. | Mesosynchronous data bus apparatus and method of data transmission |
US9384818B2 (en) | 2005-04-21 | 2016-07-05 | Violin Memory | Memory power management |
EP2378391A1 (en) | 2005-04-21 | 2011-10-19 | Violin Memory, Inc. | Interconnection system |
US9286198B2 (en) | 2005-04-21 | 2016-03-15 | Violin Memory | Method and system for storage of data in non-volatile media |
US7644331B2 (en) * | 2005-07-27 | 2010-01-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | System and method for testing and debugging analog circuits in a memory controller |
US7256636B2 (en) * | 2005-09-16 | 2007-08-14 | Advanced Micro Devices, Inc. | Voltage controlled delay line (VCDL) having embedded multiplexer and interpolation functions |
WO2007040859A1 (en) * | 2005-09-30 | 2007-04-12 | Advanced Micro Devices, Inc. | Voltage controlled delay line (vcdl) having embedded multiplexer and interpolation functions |
US8028186B2 (en) * | 2006-10-23 | 2011-09-27 | Violin Memory, Inc. | Skew management in an interconnection system |
US7456671B2 (en) * | 2007-01-11 | 2008-11-25 | International Business Machines Corporation | Hierarchical scalable high resolution digital programmable delay circuit |
US7737740B2 (en) | 2007-04-26 | 2010-06-15 | Freescale Semiconductor, Inc. | Integrated circuit with a programmable delay and a method thereof |
US7839194B2 (en) * | 2007-11-21 | 2010-11-23 | Rambus Inc. | Clock circuitry for generating multiple clocks with time-multiplexed duty cycle adjustment |
US7772889B2 (en) * | 2008-04-09 | 2010-08-10 | Globalfoundries Inc. | Programmable sample clock for empirical setup time selection |
JP5910383B2 (en) * | 2012-07-19 | 2016-04-27 | 株式会社ソシオネクスト | Skew reduction circuit |
US9628059B2 (en) | 2015-06-18 | 2017-04-18 | International Business Machines Corporation | Fine delay structure with programmable delay ranges |
FR3092402B1 (en) * | 2019-01-31 | 2021-10-22 | St Microelectronics Sa | Measuring the duration of a pulse |
US20230093490A1 (en) * | 2020-02-24 | 2023-03-23 | The University Of British Columbia | Clock synthesis, distribution, and modulation techniques |
US11456729B1 (en) * | 2021-03-26 | 2022-09-27 | Analog Devices, Inc. | Deskew cell for delay and pulse width adjustment |
CN116505904B (en) * | 2023-06-29 | 2023-09-29 | 睿思芯科(深圳)技术有限公司 | Wire-wound based delay unit |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4477713A (en) | 1982-07-09 | 1984-10-16 | Crc Welding Systems, Inc. | Sidewall-matching adaptive control system for welding |
US4514749A (en) | 1983-01-18 | 1985-04-30 | At&T Bell Laboratories | VLSI Chip with ground shielding |
JPS59212027A (en) | 1983-05-18 | 1984-11-30 | Toshiba Corp | Output circuit of semiconductor integrated circuit |
US4823184A (en) | 1984-04-09 | 1989-04-18 | Corporate Communications Consultants, Inc. | Color correction system and method with scene-change detection |
DE3778554D1 (en) * | 1987-12-10 | 1992-05-27 | Itt Ind Gmbh Deutsche | DIGITAL / ANALOG CONVERTER WITH CYCLIC CONTROL OF POWER SOURCES. |
US4926066A (en) | 1988-09-12 | 1990-05-15 | Motorola Inc. | Clock distribution circuit having minimal skew |
JP3005007B2 (en) | 1989-12-21 | 2000-01-31 | キヤノン株式会社 | Image coding device |
JP3077813B2 (en) * | 1990-05-11 | 2000-08-21 | ソニー株式会社 | Programmable delay circuit |
JP3133490B2 (en) | 1991-08-27 | 2001-02-05 | 古河電気工業株式会社 | Multiplex transmission equipment |
US5544203A (en) | 1993-02-17 | 1996-08-06 | Texas Instruments Incorporated | Fine resolution digital delay line with coarse and fine adjustment stages |
US5315175A (en) | 1993-03-18 | 1994-05-24 | Northern Telecom Limited | Quasi-differential bus |
EP0720789B1 (en) | 1993-09-20 | 1999-11-03 | Deutsche Thomson-Brandt Gmbh | Driving circuit with several sensors |
EP0669620B1 (en) * | 1994-02-25 | 2001-10-24 | Kabushiki Kaisha Toshiba | Multiplexer |
US5714904A (en) | 1994-06-06 | 1998-02-03 | Sun Microsystems, Inc. | High speed serial link for fully duplexed data communication |
US5481567A (en) | 1994-09-12 | 1996-01-02 | At&T Corp. | Method and apparatus for automatically adapting the amount of warping in a system transmitting information through a non-linear channel |
KR100396415B1 (en) | 1994-10-10 | 2003-11-28 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | Fault tolerant digital transmission system |
US5604450A (en) | 1995-07-27 | 1997-02-18 | Intel Corporation | High speed bidirectional signaling scheme |
US5657346A (en) | 1995-10-13 | 1997-08-12 | Lordi; Angela Lee | Transmission line driver test integrity circuit |
US5583454A (en) | 1995-12-01 | 1996-12-10 | Advanced Micro Devices, Inc. | Programmable input/output driver circuit capable of operating at a variety of voltage levels and having a programmable pullup/pulldown function |
US5872471A (en) | 1995-12-25 | 1999-02-16 | Hitachi, Ltd. | Simultaneous bidirectional transmission circuit |
US5811997A (en) | 1996-04-26 | 1998-09-22 | Silicon Graphics, Inc. | Multi-configurable push-pull/open-drain driver circuit |
US5790838A (en) | 1996-08-20 | 1998-08-04 | International Business Machines Corporation | Pipelined memory interface and method for using the same |
US6005895A (en) | 1996-12-20 | 1999-12-21 | Rambus Inc. | Apparatus and method for multilevel signaling |
JP3758285B2 (en) * | 1997-03-17 | 2006-03-22 | ソニー株式会社 | Delay circuit and oscillation circuit using the same |
US5920213A (en) | 1997-03-28 | 1999-07-06 | Cypress Semiconductor Corp. | Pulse discriminating clock synchronizer for logic derived clock signals for a programmable device |
GB9706943D0 (en) * | 1997-04-04 | 1997-05-21 | Sharp Kk | Active matrix device circuits |
US5793259A (en) | 1997-06-20 | 1998-08-11 | Silicon Graphics, Inc. | Apparatus for generating differential noise between power and ground planes |
US5922076A (en) | 1997-09-16 | 1999-07-13 | Analog Devices, Inc. | Clocking scheme for digital signal processor system |
US6104228A (en) * | 1997-12-23 | 2000-08-15 | Lucent Technologies Inc. | Phase aligner system and method |
GB2333174A (en) * | 1998-01-09 | 1999-07-14 | Sharp Kk | Data line driver for an active matrix display |
US5982309A (en) * | 1998-01-09 | 1999-11-09 | Iowa State University Research Foundation, Inc. | Parallel-to-serial CMOS data converter with a selectable bit width mode D flip-flop M matrix |
US6104223A (en) * | 1998-01-30 | 2000-08-15 | Credence Systems Corporation | Calibratable programmable phase shifter |
US6100735A (en) * | 1998-11-19 | 2000-08-08 | Centillium Communications, Inc. | Segmented dual delay-locked loop for precise variable-phase clock generation |
US6294937B1 (en) | 1999-05-25 | 2001-09-25 | Lsi Logic Corporation | Method and apparatus for self correcting parallel I/O circuitry |
US6229358B1 (en) * | 1999-12-15 | 2001-05-08 | International Business Machines Corporation | Delayed matching signal generator and frequency multiplier using scaled delay networks |
US6417713B1 (en) | 1999-12-30 | 2002-07-09 | Silicon Graphics, Inc. | Programmable differential delay circuit with fine delay adjustment |
DE60015958T2 (en) * | 2000-08-10 | 2005-12-01 | Stmicroelectronics S.R.L., Agrate Brianza | Digital-to-analog converter circuit |
-
1999
- 1999-12-30 US US09/475,466 patent/US6417713B1/en not_active Expired - Lifetime
-
2002
- 2002-05-09 US US10/142,472 patent/US6486723B1/en not_active Expired - Lifetime
- 2002-05-09 US US10/143,413 patent/US6803872B2/en not_active Expired - Lifetime
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030197534A1 (en) * | 2002-04-18 | 2003-10-23 | International Business Machines Corporation | On chip timing adjustment in multi-channel fast data transfer |
US6990644B2 (en) * | 2002-04-18 | 2006-01-24 | International Business Machines Corporation | On chip timing adjustment in multi-channel fast data transfer |
US20060028254A1 (en) * | 2002-04-18 | 2006-02-09 | Feng Kai D | On chip timing adjustment in multi-channel fast data transfer |
US20080303564A1 (en) * | 2002-04-18 | 2008-12-11 | International Business Machines Corporation | On chip timing adjustment in multi-channel fast data transfer |
US7487481B2 (en) | 2002-04-18 | 2009-02-03 | International Business Machines Corporation | Receiver circuit for on chip timing adjustment |
US8122395B2 (en) | 2002-04-18 | 2012-02-21 | International Business Machines Corporation | On chip timing adjustment in multi-channel fast data transfer |
US20070046335A1 (en) * | 2005-08-25 | 2007-03-01 | Becker Wiren D | Programmable driver delay |
US7233170B2 (en) | 2005-08-25 | 2007-06-19 | International Business Machines Corporation | Programmable driver delay |
Also Published As
Publication number | Publication date |
---|---|
US6486723B1 (en) | 2002-11-26 |
US20020175730A1 (en) | 2002-11-28 |
US6803872B2 (en) | 2004-10-12 |
US6417713B1 (en) | 2002-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6486723B1 (en) | Programmable differential delay circuit with fine delay adjustment | |
US7587537B1 (en) | Serializer-deserializer circuits formed from input-output circuit registers | |
US5883529A (en) | Function clock generation circuit and D-type flip-flop equipped with enable function and memory circuit using same | |
US8427213B2 (en) | Robust time borrowing pulse latches | |
US9048823B2 (en) | Duty cycle distortion correction circuitry | |
US7138844B2 (en) | Variable delay circuitry | |
US8484523B2 (en) | Sequential digital circuitry with test scan | |
US7667522B1 (en) | Low-skew digital lever shifter for I/O | |
JPH07249967A (en) | Synchronizing circuit | |
US6331793B1 (en) | Apparatus, method and system for pulse passgate topologies | |
US20060031697A1 (en) | Method and system for reducing the effects of simultaneously switching outputs | |
US6255878B1 (en) | Dual path asynchronous delay circuit | |
US6392466B1 (en) | Apparatus, method and system for a controllable pulse clock delay arrangement to control functional race margins in a logic data path | |
US6329857B1 (en) | Apparatus, method and system for a logic arrangement having mutually exclusive outputs controlled by buffering cross-coupled devices | |
US7120214B2 (en) | Synchronous signal transfer and processing device | |
US6323698B1 (en) | Apparatus, method and system for providing LVS enables together with LVS data | |
US6448818B1 (en) | Apparatus, method and system for a ratioed NOR logic arrangement | |
Zhang et al. | CMOS wave pipelining using transmission-gate logic | |
JP3038757B2 (en) | Shift register circuit | |
US6320421B1 (en) | Logic circuit | |
US8723572B1 (en) | Apparatus and methods to correct differential skew and/or duty cycle distortion | |
JPH11340796A (en) | Flip-flop circuit | |
KR100412475B1 (en) | Data aligner and self-timed wave pipeline adder | |
US10289585B1 (en) | Cross-point programming of pipelined interconnect circuitry | |
US4621370A (en) | Binary synchronous count and clear bit-slice module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: WELLS FARGO FOOTHILL CAPITAL, INC.,CALIFORNIA Free format text: SECURITY AGREEMENT;ASSIGNOR:SILICON GRAPHICS, INC. AND SILICON GRAPHICS FEDERAL, INC. (EACH A DELAWARE CORPORATION);REEL/FRAME:016871/0809 Effective date: 20050412 Owner name: WELLS FARGO FOOTHILL CAPITAL, INC., CALIFORNIA Free format text: SECURITY AGREEMENT;ASSIGNOR:SILICON GRAPHICS, INC. AND SILICON GRAPHICS FEDERAL, INC. (EACH A DELAWARE CORPORATION);REEL/FRAME:016871/0809 Effective date: 20050412 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GENERAL ELECTRIC CAPITAL CORPORATION,CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:SILICON GRAPHICS, INC.;REEL/FRAME:018545/0777 Effective date: 20061017 Owner name: GENERAL ELECTRIC CAPITAL CORPORATION, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:SILICON GRAPHICS, INC.;REEL/FRAME:018545/0777 Effective date: 20061017 |
|
AS | Assignment |
Owner name: MORGAN STANLEY & CO., INCORPORATED, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GENERAL ELECTRIC CAPITAL CORPORATION;REEL/FRAME:019995/0895 Effective date: 20070926 Owner name: MORGAN STANLEY & CO., INCORPORATED,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GENERAL ELECTRIC CAPITAL CORPORATION;REEL/FRAME:019995/0895 Effective date: 20070926 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SILICON GRAPHICS INTERNATIONAL, CORP., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SILICON GRAPHICS, INC. ET AL.;SGI INTERNATIONAL, INC.;SIGNING DATES FROM 20090508 TO 20120208;REEL/FRAME:027727/0020 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SILICON GRAPHICS INTERNATIONAL CORP., CALIFORNIA Free format text: MERGER;ASSIGNOR:SGI INTERNATIONAL, INC.;REEL/FRAME:034804/0437 Effective date: 20120808 Owner name: SGI INTERNATIONAL, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:SILICON GRAPHICS INTERNATIONAL, INC.;REEL/FRAME:034804/0661 Effective date: 20090513 Owner name: SILICON GRAPHICS INTERNATIONAL, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SILICON GRAPHICS, INC.;REEL/FRAME:034804/0446 Effective date: 20090508 |
|
AS | Assignment |
Owner name: SILICON GRAPHICS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DERYCKERE, JOHN F.;JENKINS, PHILIP NORD;CORNETT, FRANK NOLAN;SIGNING DATES FROM 20000212 TO 20000216;REEL/FRAME:034824/0572 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SILICON GRAPHICS INTERNATIONAL CORP.;REEL/FRAME:035200/0722 Effective date: 20150127 |
|
AS | Assignment |
Owner name: SILICON GRAPHICS INC., CALIFORNIA Free format text: ORDER...AUTHORIZING THE SALE OF ALL OR SUBSTANTIALLY ALL OF THE ASSETS OF THE DEBTORS FREE AND CLEAR OF ALL LIENS, ENCUMBRANCES, AND INTERESTS;ASSIGNOR:WELLS FARGO FOOTHILL CAPITAL, INC.;REEL/FRAME:039480/0846 Effective date: 20090430 Owner name: SILICON GRAPHICS, INC., CALIFORNIA Free format text: ORDER...AUTHORIZING THE SALE OF ALL OR SUBSTANTIALLY ALL OF THE ASSETS OF THE DEBTORS FREE AND CLEAR OF ALL LIENS, ENCUMBRANCES, AND INTERESTS;ASSIGNOR:MORGAN STANLEY & CO., INCORPORATED;REEL/FRAME:039482/0015 Effective date: 20090508 |
|
AS | Assignment |
Owner name: SILICON GRAPHICS INTERNATIONAL CORP., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS AGENT;REEL/FRAME:040545/0362 Effective date: 20161101 |
|
AS | Assignment |
Owner name: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SILICON GRAPHICS INTERNATIONAL CORP.;REEL/FRAME:044128/0149 Effective date: 20170501 |