Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20030047765 A1
Publication typeApplication
Application numberUS 09/941,544
Publication dateMar 13, 2003
Filing dateAug 30, 2001
Priority dateAug 30, 2001
Also published asUS6888155, US20030146427, US20040007718
Publication number09941544, 941544, US 2003/0047765 A1, US 2003/047765 A1, US 20030047765 A1, US 20030047765A1, US 2003047765 A1, US 2003047765A1, US-A1-20030047765, US-A1-2003047765, US2003/0047765A1, US2003/047765A1, US20030047765 A1, US20030047765A1, US2003047765 A1, US2003047765A1
InventorsKristy Campbell
Original AssigneeCampbell Kristy A.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Stoichiometry for chalcogenide glasses useful for memory devices and method of formation
US 20030047765 A1
Abstract
A method of forming resistance changing elements with improved operational characteristics for use in memory devices and the resulting structures are disclosed. A chalcogenide glass having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28, or the formula (Gex2SE1−x2)1−y2Agy2, wherein 39≦x2≦42, and wherein in both the silver is in a concentration which maintains the germanium selenide glass in the glass forming region is used in a memory cell. The glass may also have a glass transition temperature (Tg) near or higher than typical temperatures used for fabricating and packaging memory devices containing the memory cell.
Images(7)
Previous page
Next page
Claims(43)
What is claimed as new and desired to be protected by Letters Patent of the United States is:
1. A memory cell comprising:
a chalcogenide glass doped with a metal, said chalcogenide glass having a stoichiometry and a maxium allowable amount of metal dopant which causes said chalcogenide glass to remain in a glass forming region;
a first electrode and a second electrode in contact with said chalcogenide glass; and
a dendrite formed between said first and second electrodes when voltage is applied to said first and second electrodes.
2. The memory cell of claim 1, wherein said chalcogenide glass has a glass transition temperature which is about or higher than the highest temperature used in the formation and packaging of a memory device containing said memory cell.
3. The memory cell of claim 1, wherein said chalcogenide glass comprises a material selected from the group consisting of oxygen, sulfur, tellurium and selenium.
4. The memory cell of claim 3, wherein said chalcogenide glass comprises oxygen.
5. The memory cell of claim 3, wherein said chalcogenide glass comprises sulfur.
6. The memory cell of claim 3, wherein said chalcogenide glass comprises tellurium.
7. The memory cell of claim 3, wherein said chalcogenide glass comprises selenium.
8. The memory cell of claim 1, wherein said metal is selected from the group consisting of silver, copper, platinum, gold, cadmium, ruthenium, cobalt, zinc, chromium, maganese and nickel.
9. The memory cell of claim 1, wherein said chalcogenide glass is a germanium selenide glass.
10. The memory cell of claim 9, wherein said chalcogenide glass is a germanium selenide glass doped with silver.
11. A non-volatile memory cell comprising:
a germanium selenide glass doped with silver, said silver doping being in a concentration which maintains said germanium selenide glass in the glass forming region;
a first electrode and a second electrode in contact with said doped germanium selenide glass; and
a dendrite formed between said first and second electrodes when voltage is applied to said first and second electrodes.
12. The non-volatile memory cell of claim 11, wherein said germanium selenide glass has a glass transition temperature which is about or higher than the highest temperature used in the fabrication and packaging of a memory device containing said non-volatile memory cell.
13. The non-volatile memory cell of claim 11, wherein said germanium selenide glass comprises a material having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28.
14. The non-volatile memory cell of claim 13, wherein y1 represents a silver atomic percentage which is less than or equal to that which approximately satisfies equation y1=19+15 * sin[0.217*x1+3.23].
15. The non-volatile memory cell of claim 11, wherein said germanium selenide glass comprises a material having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42.
16. The non-volatile memory cell of claim 15, wherein y2 represents a silver atomic percentage which is less than or equal to that which approximately satisfies equation y2=21−11.5 *exp[−(ln(x2/44.4)/(0.84)2)].
17. A chalcogenide glass material having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region.
18. The chalcogenide glass material of claim 17, wherein x1=23.
19. The chalcogenide glass material of claim 17, wherein x1=25.
20. The chalcogenide glass material of claim 17, wherein x1=20.
21. The chalcogenide glass material of claim 17, wherein y1 represents a silver atomic percentage which is less than or equal to that which approximately satisfies equation y1=19+15 * sin[0.217*x1+3.23].
22. A chalcogenide glass material having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region.
23. The chalcogenide glass material of claim 22, wherein y2 represents a silver atomic percentage which is less than or equal to that which approximately satisfies equation y2=21−11.5 *exp[−(ln(x2/44.4)/(0.84)2)].
24. A memory cell comprising:
a germanium selenide glass having the formula (Gex1Se1−x1)1−y1Agy1,wherein 18≦x1≦28 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and,
at least two electrodes in contact with said germanium selenide glass, said germanium selenide glass forming a dendrite between at least two electrodes in response to a voltage applied across said at least two electrodes.
25. A memory cell comprising:
a germanium selenide glass having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and
at least two electrodes in contact with said germanium selenide glass, said germanium selenide glass forming a dendrite between at least two electrodes in response to a voltage applied across said at least two electrodes.
26. A method of forming a memory cell comprising the steps of:
providing a chalcogenide glass over a substrate;
doping said chalcogenide glass with a metal to form a doped chalcogenide glass, said doped chalcogenide glass having a stoichiometry which causes said doped chalcogenide glass to be in a glass forming region, said doped chalcogenide glass having a glass transition temperature which is about or higher than the highest temperature used in the formation and packaging of a memory device containing said memory cell; and,
forming a plurality of electrodes in contact with said doped chalcogenide glass.
27. A method of forming a memory cell comprising the steps of:
providing a germanium selenide glass having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 over a substrate, and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and,
forming at least two electrodes in contact with said germanium selenide glass at locations which permit said glass to transition between high and low resistance states in response to signals applied to said electrodes.
28. The method of claim 27, wherein x1=23.
29. The method of claim 27, wherein x1=25.
30. The method of claim 27, wherein x1=20.
31. A method of forming a memory cell comprising the steps of:
providing a germanium selenide glass having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and,
forming at least two electrodes in contact with said germanium selenide glass at locations which permit said glass to transition between high and low resistance states in response to signals applied to said electrodes.
32. A method of operating a memory cell comprising the steps of:
applying a voltage across a germanium selenide glass having the formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region, to change the resistance state of said glass.
33. The method of claim 32, wherein x1=23.
34. The method of claim 32, wherein x1=25.
35. The method of claim 32, wherein x1=20.
36. A method of operating a memory cell comprising the steps of:
applying a voltage across a germanium selenide glass having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region, to change the resistance state of said glass.
37. A processor system comprising:
a processor; and
an integrated circuit coupled to said processor, at least one of said processor and integrated circuit including a memory cell, said memory cell comprising:
a germanium selenide glass having the formula(Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and
at least two electrodes in contact with said doped germanium selenide glass, said germanium selenide glass changing a resistance state in response to application of a voltage across said at least two electrodes.
38. The processor system of claim 37, wherein said processor and said integrated circuit are integrated on same chip.
39. The processor system of claim 37, wherein x1=23.
40. The processor system of claim 37, wherein x1=25.
41. The processor system of claim 37, wherein x1=20.
42. A processor system comprising:
a processor; and
an integrated circuit coupled to said processor, at least one of said processor and integrated circuit including a memory cell, said memory cell comprising:
a germanium selenide glass having the formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein said silver is in a concentration which maintains said germanium selenide glass in the glass forming region; and
at least two electrodes in contact with said doped germanium selenide glass, said germanium selenide glass changing a resistance state in response to application of a voltage across said at least two electrodes.
43. The processor-based system of claim 42, wherein said processor and said integrated circuit are integrated on same chip.
Description
    FIELD OF THE INVENTION
  • [0001]
    The present invention relates to the field of semiconductor devices formed using chalcogenide glasses.
  • BACKGROUND OF THE INVENTION
  • [0002]
    One type of integrated circuitry currently used in the semiconductor industry comprises memory circuitry where information is stored in the form of binary data. The circuitry can be either volatile or non-volatile. Volatile storing memory devices result in loss of data when power is interrupted. In contrast, non-volatile memory circuitry retains the stored data even when power is interrupted.
  • [0003]
    The operation of memory circuitry, and particularly that of programmable metallization cells, has been disclosed in the Kozicki et al. U.S. Pat. Nos. 5,761,115; 5,896,312; 5,914,893; and 6,084,796, the disclosures of which are incorporated by reference herein. Such a cell includes an insulating dielectric material disposed between opposing electrodes. A conductive material is doped into the dielectric material. The resistance of such material can be changed between highly insulative and highly conductive states. In its normal high resistive state and to perform a write operation, a voltage potential is applied across the opposing electrodes. The electrode having the positive voltage applied thereto functions as an anode, while the electrode held at a lower potential functions as a cathode. The conductively-doped dielectric material has the capability of undergoing a structural change at a certain applied voltage. With such voltage applied, a conductive dendrite or filament extends between the electrodes, effectively interconnecting the top and bottom electrodes.
  • [0004]
    The dendrite remains when the voltage potentials are removed. This way, the resistance of the conductively-doped dielectric material between electrodes could drop by several orders of magnitude. Such material can be returned to its highly resistive state by reversing the voltage potential between the anode and cathode, effectively disrupting the dendrite connection between the top and bottom electrodes. Again, the highly resistive state is maintained once the voltage potential is removed. This way, such a device can function, for example, as a programmable memory cell.
  • [0005]
    The preferred resistance-variable material received between the electrodes typically comprises a chalcogenide material having metal ions diffused therein. A specific example is germanium selenide (GexSe1−x) diffused with silver (Ag) ions. One method of diffusing the silver ions into the germanium selenide material is to initially evaporate the germanium selenide glass and then deposit a thin layer of silver upon the glass, for example by sputtering, physical vapor deposition, or other known technique in the art. The layer of silver is irradiated, preferably with electromagnetic energy at a wavelength less than 600 nanometers, so that the energy passes through the silver and to the silver/glass interface, to break a chalcogenide bond of the chalcogenide material. As a result, the glass is doped with silver. If, however, too much silver is doped into the chalcogenide material, the chalcogenide material changes from an amorphous state to a crystalline one and, consequently, the operation of the programmable memory cell is adversely affected.
  • [0006]
    When a chalcogenide glass is used in a memory device to insure that its properties do not change during various processing steps associated with fabrication of the memory device, the chalcogenide glass must have a glass transition temperature (Tg) which is about or higher than the fabrication and processing temperatures used in the subsequent steps of memory device fabrication. If the processing and/or packaging temperatures are higher than the glass transition temperature, the amorphous state of the chalcogenide material may change to a crystalline state or the glass stoichiometry may change or the mean coordination number of the glass may change and the operation of the memory cell affected. As such, the glass stoichiometry of the chalcogenide glass must be chosen so that the glass backbone (before and after metal doping) and/or metal-doped glass has a glass transition temperature which is about or higher than the processing temperatures subsequent to the glass deposition or subsequent to metal doping of the glass.
  • [0007]
    Accordingly, there is a need for a chalcogenide glass material that will remain in a glass forming region when doped with a metal such as silver and which allows maximization of subsequent possible processing temperatures, as well as a method of forming such a non-volatile memory element.
  • BRIEF SUMMARY OF THE INVENTION
  • [0008]
    The present invention provides a method of forming non-volatile or semi-volatile memory elements using a metal doped chalcogenide glass which has a stoichometry which keeps the glass in the glass forming region. The glass also has a glass transition temperature (Tg) which is about or higher than typical processing and/or packaging temperatures used for memory device formation.
  • [0009]
    According to an exemplary embodiment of the present invention, germanium selenide glasses for use as memory elements are selected from a range of germanium selenide glasses having stoichiometries that fall within a first stoichiometric range R1 including Ge18Se82 (with a maximum atomic percentage of Ag when doped of about 30% or less) continuously to Ge28Se72 (with a maximum atomic percentage of Ag when doped of about 20% or less) and which have the general formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein y1 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region. Typically, y1 is less than or equal to that which approximately satisfies equation (1):
  • y 1=19+15*sin[0.217*x 1+3.23]  (1)
  • [0010]
    According to another embodiment of the present invention, germanium selenide glasses for memory elements are selected from a range of germanium-selenide glasses having stoichiometries that fall within a second stoichiometric range R2 of doped chalcogenide glasses including Ge39Se61 (with a maximum atomic percentage of Ag when doped of about 20% or less) continuously to Ge42Se58 (with a maximum atomic percentage of Ag when doped of about 15% or less) and which have the general formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein y2 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region. Typically, y1 is less than or equal to that which approximately satisfies equation (2):
  • y 2=21−11.5*exp[−(ln(x2/44.4)/(0.84)2)]tm (2)
  • [0011]
    If the Ag-doped germanium selenide material has a stoichiometry that falls within the first or second stoichiometric range R1, R2, the doped germanium selenide glass will remain amorphous enabling its use in a memory device. If, however, the Ag-doped germanium selenide material has a stoichiometry that does not fall within the first or second stoichiometric range R1, R2, the doped germanium selenide glass becomes crystalline precluding its use in a non-phase change-type memory device.
  • [0012]
    According to another embodiment of the present invention, and to produce an optimum non-volatile memory cell, the doped germanium selenide glass is selected to fall within the first or second stoichiometric range R1, R2 and to have a glass transition temperature (Tg) which is about or higher than the highest processing and/or packaging temperatures used for memory device formation.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0013]
    [0013]FIG. 1 illustrates a ternary phase diagram showing glass forming regions for (GExSe1−x)1−yAgy compounds.
  • [0014]
    [0014]FIG. 2 illustrates a cross-sectional view of the early stages of fabrication of a a memory device in accordance with an embodiment of the present invention.
  • [0015]
    [0015]FIG. 3 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 2.
  • [0016]
    [0016]FIG. 4 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 3.
  • [0017]
    [0017]FIG. 5 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 4.
  • [0018]
    [0018]FIG. 6 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 5.
  • [0019]
    [0019]FIG. 7 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 6.
  • [0020]
    [0020]FIG. 8 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 7.
  • [0021]
    [0021]FIG. 9 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 8.
  • [0022]
    [0022]FIG. 10 illustrates a cross-sectional view of the memory device of FIG. 2 at a stage of processing subsequent to that shown in FIG. 9.
  • [0023]
    [0023]FIG. 11 illustrates a computer system having a memory cell formed according to the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0024]
    In the following detailed description, reference is made to various specific embodiments in which the invention may be practiced. These embodiments are described with sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be employed, and that various structural, logical and electrical changes may be made without departing from the spirit or scope of the invention.
  • [0025]
    The term “silver” is intended to include not only elemental silver, but silver with other trace metals or in various alloyed combinations with other metals as known in the semiconductor industry, as long as such silver alloy is conductive, and as long as the physical and electrical properties of the silver remain unchanged. Similarly, the terms “germanium” and “selenium” are intended to include not only elemental germanium and selenium, but germanium and selenium with other trace metals or in various alloyed combinations with other metals as known in the semiconductor industry, as long as the physical and electrical properties of the germanium or selenium remain unchanged.
  • [0026]
    The term “non-volatile memory device” is intended to include not only non-volatile memory device but also semi-volatile memory devices and any memory device which is capable of maintaining its memory state after power is removed from the device.
  • [0027]
    The present invention relates to a method of forming non-volatile memory elements under varying glass stoichiometries. The formation of a non-volatile memory device 100 (FIG. 10) including a memory element which comprises a doped chalcogenide glass having a selected stoichiometry will be explained below with reference to FIGS. 2-10. For a better understanding of the invention, however, the selection of a chalcogenide glass having a stoichiometry selected in accordance with the present invention and which is employed in the non-volatile memory device 100 (FIG. 10) is first explained below with reference to FIG. 1.
  • [0028]
    Referring to the drawings, where like elements are designated by like reference numerals, FIG. 1 illustrates a ternary phase diagram 200 showing glass forming regions for (GexSe1−x)1−yAgy compounds, as studied by Mitkova et al. in Dual Chemical Role of Ag as an Additive in Chalcogenide Glasses, Phys. Rev. Letters, Vol. 83, No 19 (Nov. 1999), the disclosure of which is incorporated by reference herein. According to Mitkova et al. and as shown in FIG. 1, ternary (GexSe1−x)1−yAgy glasses which comprise germanium selenide glasses with silver (Ag) as an additive form in two distinct compositional regions: a selenium-rich region labeled region I (FIG. 1) and a germanium-rich region labeled region II (FIG. 1). As also shown in FIG. 1, a corridor 88 separates the selenium-rich region I from the germanium-rich region II. Mitkova et al. mentions that no bulk glass formation occurs along the corridor 88 until the silver (Ag) concentration exceeds y≧0.2 and the two selenium-rich and germanium-rich regions I and II coalesce.
  • [0029]
    The study conducted by Mitkova et al. concluded that silver (Ag) acts as a “network modifier” for the glass compositions of the selenium-rich region I (FIG. 1). In this region, silver (Ag) phase separates into an Ag2Se-rich phase and a GetSe1−t phase which has less Se than the starting GexSe1−x material. In contrast, in the germanium-rich region II (FIG. 1), silver (Ag) acts as a “network former” for glass compositions, forms part of the backbone and reduces the connectivity of the glass.
  • [0030]
    Referring back to FIG. 1 and further analyzing the ternary phase diagram with glass forming regions for (GexSe1−x)1−yAgy compounds, Applicant has discovered that the careful selection of the stoichiometry of a chalcogenide glass is directly correlated to the ability of the doped chalcogenide glass to maintain an amorphous state over a wide and continuous range of dopant metal concentrations and, therefore, to successfully function as a programmable memory cell.
  • [0031]
    Accordingly, Applicant has discovered that, contrary to current belief in the semiconductor art, not all doped germanium selenide glass stoichiometries could be successfully used as non-volatile or semi-volatile memory devices. Applicant has discovered that optimization of a doped germanium selenide glass for switching operations in memory devices requires the doped germanium selenide glass all fully within a glass forming region, such as the glass forming regions I and II of FIG. 1 of Mitkova et al. In addition, for use in a memory device, the germanium selenide glass must have a glass transition temperature (Tg) high enough to allow the doped germanium selenide glass to withstand temperatures of subsequent wafer processing and/or chip packaging processes, for example wire bonding or encapsulation.
  • [0032]
    According to the present invention, germanium selenide glass compositions capable of creating functional non-volatile memory devices require glass stoichiometries to fall in one of the following two ranges:
  • [0033]
    a first stoichiometric range R1 including Ge18Se82 (with a maximum atomic percentage of Ag when doped of about 30% or less) continuously to Ge28Se72 (with a maximum atomic percentage of Ag when doped of about 20% or less) and which have the general formula (Gex1Se1−x1)1−y1Agy1, wherein 18≦x1≦28 and wherein y1 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region. Typically, y1 is less than or equal to that which approximately satisfies equation (1):
  • y 1=19+15*sin[0.217*x 1+3.23]  (2)
  • [0034]
    or
  • [0035]
    a second stoichiometric range R2 of doped chalcogenide glasses including Ge39Se61 (with a maximum atomic percentage of Ag when doped of about 20% or less) continuously to Ge42Se58 (with a maximum atomic percentage of Ag when doped of about 15% or less) and which have the general formula (Gex2Se1−x2)1−y2Agy2, wherein 39≦x2≦42 and wherein y2 represents the fit silver (Ag) atomic percentage which is the maximum amount which will keep the glass in the glass forming region. Typically, y1 is less than or equal to that which approximately satisfies equation (2):
  • y 2=21−11.5*exp[−(ln(x 2/44.4)/(0.84)2)]  (2)
  • [0036]
    For example, germanium selenide glasses having a selenium (Se) composition of about 62% to about 71% will not be able to form functional memory devices as the doped glass falls within the coridor 88 (FIG. 1) and out of the first and second stoichiometric ranges R1, R2, described above. For example, a memory device using a doped germanium selenide glass having a selenium (Se) composition of about 63.5% and a silver (Ag) doping between about 7% to about 22% fails after one write/erase data retention cycle.
  • [0037]
    Similarly, germanium selenide glasses having a selenium (Se) composition greater than about 82% will also not be able to form functional memory devices, as they fall out of the first and second stoichiometric ranges R1, R2 described above, when the amount of silver (Ag) dopant is sufficient for the switching operation. Doped chalcogenide germanium selenide glasses having a selenium (Se) composition less than about 58% will also be incapable of forming functional memory devices since the maximum amount of silver (Ag) dopant allowable to remain in glass forming region R2 is insufficient for the switching operation (the maximum silver atomic percentage is lower than about 7%).
  • [0038]
    The following Table 1 is a compilation of data on silver-doped germanium selenide glasses used as non-volatile memory cells obtained by the Applicant. Carefully choosing the stoichiometry of the silver-doped germanium selenide glass to fall either within the first or second stoichiometric range R1, R2 described above allows the silver-doped germanium selenide glass to function as a non-volatile memory cell. This is because, above 82% Se, the maximum allowable Ag falls rapidly to less than 10% Ag allowed to remain in the glass forming region. This amount of Ag is insufficient to obtain good electrical switching.
    TABLE 1
    Edge Glass forming region Ag Ag-doped glass in
    Lot #, Wfr # at. % Se at. % Ge Functional? ternary phase diagram glass forming region?
    0641274, wfr 5 63.5 36.5 Initially Yes; Fails  >˜7 and <˜22 at. % Ag Only initially.
    after a write/erase
    data retention cycle.
    0440263, wfr 14 68.5 31.5 No. Poor write erase >˜18 and <˜30 at. % Ag No.
    characteristics and
    limited data retention.
    0540868, wfr 5 83.9 16.1 No. Devices would <˜10 at. % Ag No.
    not switch, remaining
    in low resistance state
    characteristic of too
    much Ag in the glass.
    0440263, wfr 12 85.2 14.8 No. Devices that  <˜7 at. % Ag No.
    would write were
    threshold switches.
    0440263, wfr 8 80 20 Yes. Good write up to 34 at. % Ag Yes.
    characteristics and
    data retention. Good
    subsequent erases.
    1344272, wfr 1 77 23 Yes. Good write and up to ˜33 at. % Ag Yes.
    erase characteristics.
    2349273, wfr 7 75 25 Yes. Good write and up to ˜33 at. % Ag Yes.
    erase characteristics
  • [0039]
    The Ge20Se80 glass doped with Ag up to 34% (Table 1) falls entirely within the first stoichiometric range R1 of doped germanium selenide glasses and, therefore, falls within the glass forming regions of the present invention. Memory cells employing such Ge20Se80 glass doped with Ag up to 34% exhibit good write/erase characteristics and are fully functional. Additionally, memory cells with Ge23Se77 and Ge25Se75 doped with up to 33% Ag exhibit good write/erase characteristics. In contrast, the first four silver-doped germanium selenide compositions of Table 1 fall out of the glass forming regions when doped with an adequate amount of Ag for good electrical switching. Accordingly, the memory cells which use such silver-doped germanium selenide compositions are all non-functional because the devices do not switch and/or have poor write/erase characteristics. Out of the four non-functional silver-doped germanium selenide compositions of Table 1, only the Ge36.5Se63.5 doped with silver (Ag) with an atomic percentage greater that about 7% but smaller than about 22% exhibits initially good write/erase characteristics, but fails after one cycle.
  • [0040]
    The data of Table 1 supports Applicant's observation that functional non-volatile memory devices based on a doped germanium selenide glass composition require such glass composition to have a particular stoichiometry that falls within one of the first or second stoichiometric range R1, R2 described above. However, as noted above, optimization of functional memory devices based on doped germanium selenide glasses requires glass transition temperatures (Tg) that allow the doped germanium selenide glasses to withstand temperatures for conventional fabrication and/or packaging processes, for example, wire bonding or encapsulation. Thus, in accordance with an embodiment of the present invention, germanium selenide glasses for non-volatile or semi-volatile memory devices have stoichiometries that fall within the two stoichiometric ranges R1, R2 described above, and have also a glass transition temperature (Tg) which is about or higher than the processing and/or packaging temperatures.
  • [0041]
    Table 2 lists glass transition temperatures (Tg) measured for nine germanium selenide chalcogenide glasses:
    TABLE 2
    Tg at. % Ge at. % Se
    107.39 12 88
    165.54 18 82
    183.91 20 80
    209.37 23 77
    228.57 24 76
    249.1 25 75
    334.83 30 70
    415.76 33 67
    346.67 40 60
  • [0042]
    Typical temperatures for packaging of non-volatile memory devices are of about 170 C. to about 190 C. (e.g., for encapsulation) and can be as high as 230 C. (e.g., for wire bonding). Typical processing steps during the fabrication of such non-volatile memory devices, for example photoresist and/or nitride deposition processes, can also take place at temperatures of about 200 C. Accordingly, to obtain a viable chalcogenide glass composition for a memory cell of a memory device, the stoichiometry must fall within the first or second stoichiometric ranges R1, R2 discussed above and must have a glass transition temperature (Tg) which is about or higher than the highest packaging and/or processing temperatures used during the formation of the memory device or of the packaging of the memory device itself. This way, the selection of a germanium selenide glass for a functional memory cell accounts for both a stoichiometry that falls within glass forming regions and an adequate glass transition temperature (Tg). For example, a Ge25Se75 glass is a good candidate for a non-volatile memory device because the Ge25Se75 glass falls within the first stoichiometric range R1 described above and it also has a glass transition temperature (Tg) of about 250 C. Another good candidate is a Ge40Se60 glass because it also falls within the second stoichiometric range R2 described above and has a glass transition temperature (Tg) of about 347 C.
  • [0043]
    Reference is now made to FIGS. 2-10 which illustrate an exemplary embodiment of a non-volatile memory device 100 (FIG. 10) using a doped germanium selenide glass selected in accordance with the present invention. FIG. 2 depicts a portion of an insulating layer 12 formed over a semiconductor substrate 10. The insulating layer 12 may be formed by any known deposition methods, such as sputtering by chemical vapor deposition (CVD), plasma enhanced CVD (PECVD) or physical vapor deposition (PVD), among others. The insulating layer 12 may be formed of a conventional insulating oxide, such as silicon oxide (SiO2), a silicon nitride (Si3N4), or a low dielectric constant material, among many others.
  • [0044]
    A first electrode 14 is next formed over the insulating layer 12, as also illustrated in FIG. 2. The first electrode 14 comprises any conductive material, for example, tungsten, tantalum, titanium, platinum, or silver, among many others. A dielectric layer 15 (FIG. 2) is next formed over the first electrode 14. The dielectric layer 15 may comprise similar materials to those described above with reference to the insulating layer 12.
  • [0045]
    Referring now to FIG. 3, an opening 13 is formed in the dielectric layer 15 and extending to the first electrode 14. The opening 13 may be formed by known methods of the art, for example, by a conventional patterning and etching process. A chalcogenide glass 17 is next formed over the dielectric layer 15, to fill in the opening 13, as shown in FIG. 4.
  • [0046]
    According to an embodiment of the present invention, the chalcogenide glass 17 is a germanium selenide glass having a Ge23Se77 stoichiometry that falls within the first stoichiometric range R1 and within a glass forming region of the present invention. The formation of the germanium selenide glass 17 with Ge23Se77 stoichiometry in accordance with one exemplary embodiment may be accomplished by evaporating a germanium selenide glass which has been synthesized with the exact stoichiometries, i.e. 23% germanium and 77% selenium. In accordance with another exemplary embodiment, the germanium selenide glass 17 with Ge23Se77 stoichiometry is formed by co-sputtering germanium and selenium in the appropriate ratios, or by sputtering using a Ge23Se77 target. In yet another embodiment of the invention, the germanium selenide glass 17 with Ge23Se77 stoichiometry is formed by chemical vapor deposition with stoichiometric amounts of GeH4 and SeH2 gases (or various compositions of these gases) which result in a Ge23Se77 film.
  • [0047]
    Once the germanium selenide glass 17 with the desired stoichiometry has been formed, the doping concentration of the silver dopant is selected with a maximum concentration in accordance with the ternary phase diagram of FIG. 1 and the equations (1) and (2) outlined above. Accordingly, for the germanium selenide glass 17 with a Ge23Se77 stoichiometry, the maximum silver doping is about 33%.
  • [0048]
    Referring now to FIG. 5, incorporation of silver into the Ge23Se77 glass 17 may be accomplished by photodoping, that is depositing a thin layer 18 comprising silver, preferably predominantly elemental silver, over the Ge23Se77 glass 17 and then “driving” the silver atoms within the Ge23Se77 glass by using light (FIG. 6), or by co-sputtering with Ag, Ge and Se, or Ag and a Ge23Se77 target, or Ag2Se and GexSe1−x. The thickness of the layer 18 comprising silver is selected so that, when the silver is subsequently diffused into the germanium selenide glass layer 17, the atomic percentage of Ag in resulting silver-doped chalcogenide glass 20 (FIG. 7) will allow such glass to fall within a glass forming region R1 or R2.
  • [0049]
    Depending upon the glass stoichiometry, the silver atoms will either incorporate themselves into the glass backbone (the Ge—Se structure) or react with Se to form Ag2Se, leaving behind a silver-doped germanium selenide glass 20 (FIG. 7) with a new Ge—Se stoichiometry. Thus, when about 33% of silver is incorporated into the Ge23Se77 glass, the system phase separates into an Ag2Se phase and a Ge30Se70 backbone glass.
  • [0050]
    As mentioned above, the proper selection of the germanium selenide glass for the memory element 100 (FIG. 10) requires the doped germanium selenide glass to fall within the glass forming region and to have a glass transition temperature (Tg) which is about or higher than the highest fabrication and/or packaging processing temperatures. Thus, for the exemplary embodiment described above, the silver-doped Ge23Se77 glass 20 of the memory device 100 (FIG. 10) can withstand processing temperatures at least as high as about 210 C.
  • [0051]
    Referring now to FIG. 8, a second conductive electrode material 16 is formed over the doped germanium selenide glass 20. The second conductive electrode material 16 may comprise any electrical conductive material, for example, tungsten, tantalum, titanium, or silver, among many others, as long as it is a different material than the first electrode 14.
  • [0052]
    After the formation of the second conductive electrode material 16 (FIG. 8), further steps to create a functional memory cell may be carried out. Patterning by photolithography, for example, may be employed to produce memory element 20 a and second electrode 16 a, illustrated in FIG. 9. Referring now to FIG. 10, one or more dielectric layers 30 are formed over the second electrode 16 a and the dielectric layer 15 to complete the formation of the non-volatile memory device 100 (FIG. 10). Conventional processing steps can be further carried out to electrically couple the second electrode 16 a to various circuits of memory arrays. Alternatively, additional multilevel interconnect layers and associated dielectric layers could be formed from the memory cell 100 to appropriate regions of the substrate 10, as desired.
  • [0053]
    Although only two electrodes 14, 16 a are shown in FIGS. 2-10, it must be readily apparent to those skilled in the art that in fact any number of such electrodes may be formed. In addition, although the embodiments described above refer to the formation of only one non-volatile memory cell 100, it must be understood that the present invention contemplates the formation of any number of such non-volatile memory cells.
  • [0054]
    Although an exemplary memory cell fabrication has been described above using a Ge23Se77 composition, other Ge/Se stoichiometries for the glass composition within the R1, R2 ranges described above, besides Ge23Se77, can be used. For example, Ge25Se75 and Ge20Se80 compositions have been found to be particularly good compositions for memory cell fabrication.
  • [0055]
    Although the present invention has been explained with reference to the formation of a doped germanium selenide glass with a stoichiometry selected according to the present invention, the invention is not limited to this embodiment and has applicability to other chalcogenide glasses. Accordingly, the stoichiometry of any chalcogenide glass comprising any one of oxygen (O), sulfur (S), selenium (Se) and tellurium (Te) and doped with a metal dopant may be selected so that the doped chalcogenide glass maintains an amorphous state over a wide and continuous range of dopant metal concentrations. Thus, the present invention contemplates any doped chalcogenide glass that falls fully within a glass-forming region (corresponding to a respective ternary phase diagram for a particular chalcogenide glass) and has a glass transition temperature (Tg) which is about or higher than the highest processing temperature for memory device fabrication.
  • [0056]
    Further, although the invention has been explained with reference to the formation of a germanium selenide glass doped with silver, other dopants may be used also, depending on the device characteristics and as desired. Thus, the invention also contemplates chalcogenide glasses doped with copper, platinum, gold, silver, cadmium, iridium, ruthenium, cobalt, chromium, maganese or nickel, among many others.
  • [0057]
    A typical processor-based system 400 which includes a memory circuit 448, for example a PCRAM, one or both of which contain non-volatile or semi-volatile memory cells, such as the non-volatile memory cell 100 according to the present invention is illustrated in FIG. 11. A processor system, such as a computer system, generally comprises a central processing unit (CPU) 444, such as a microprocessor, a digital signal processor, or other programmable digital logic devices, which communicates with an input/output (I/O) device 446 over a bus 452. The memory 448 communicates with the system over bus 452.
  • [0058]
    In the case of a computer system, the processor system may include peripheral devices such as a floppy disk drive 454 and a compact disk (CD) ROM drive 456 which also communicate with CPU 444 over the bus 452. Memory 448 is preferably constructed as an integrated circuit, which includes one or more non-volatile memory cells 100. If desired, the memory 448 may be combined with the processor, for example CPU 444, in a single integrated circuit.
  • [0059]
    The above description and drawings are only to be considered illustrative of exemplary embodiments which achieve the features and advantages of the present invention. Modification and substitutions to specific process conditions and structures can be made without departing from the spirit and scope of the present invention. Accordingly, the invention is not to be considered as being limited by the foregoing description and drawings, but is only limited by the scope of the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5272667 *Dec 31, 1990Dec 21, 1993Matsushita Electric Industrial Co., Ltd.Optical information recording apparatus for recording optical information in a phase change type optical recording medium and method therefor
US5761115 *May 30, 1996Jun 2, 1998Axon Technologies CorporationProgrammable metallization cell structure and method of making same
US6226308 *Aug 23, 1996May 1, 2001Pirelli Cavi E Sistemi SpaOptical waveguide, waveguide amplifier and laser
US6487106 *Feb 11, 2000Nov 26, 2002Arizona Board Of RegentsProgrammable microelectronic devices and method of forming and programming same
US20020168820 *Sep 10, 2001Nov 14, 2002Kozicki Michael N.Microelectronic programmable device and methods of forming and programming the same
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6731528May 3, 2002May 4, 2004Micron Technology, Inc.Dual write cycle programmable conductor memory system and method of operation
US6791859Nov 20, 2001Sep 14, 2004Micron Technology, Inc.Complementary bit PCRAM sense amplifier and method of operation
US6791885Feb 19, 2002Sep 14, 2004Micron Technology, Inc.Programmable conductor random access memory and method for sensing same
US6812087 *Aug 6, 2003Nov 2, 2004Micron Technology, Inc.Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures
US6813176Nov 5, 2003Nov 2, 2004Micron Technology, Inc.Method of retaining memory state in a programmable conductor RAM
US6825135Jun 6, 2002Nov 30, 2004Micron Technology, Inc.Elimination of dendrite formation during metal/chalcogenide glass deposition
US6838307Jul 14, 2003Jan 4, 2005Micron Technology, Inc.Programmable conductor memory cell structure and method therefor
US6847535Feb 20, 2002Jan 25, 2005Micron Technology, Inc.Removable programmable conductor memory card and associated read/write device and method of operation
US6856002 *Aug 29, 2002Feb 15, 2005Micron Technology, Inc.Graded GexSe100-x concentration in PCRAM
US6878569 *Oct 28, 2002Apr 12, 2005Micron Technology, Inc.Agglomeration elimination for metal sputter deposition of chalcogenides
US6881623Aug 29, 2001Apr 19, 2005Micron Technology, Inc.Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device
US6882566Jul 22, 2004Apr 19, 2005Micron Technology, Inc.Stacked 1T-nMTJ MRAM structure
US6891749 *Feb 20, 2002May 10, 2005Micron Technology, Inc.Resistance variable ‘on ’ memory
US6940748May 16, 2002Sep 6, 2005Micron Technology, Inc.Stacked 1T-nMTJ MRAM structure
US7030405Jan 22, 2004Apr 18, 2006Micron Technology, Inc.Method and apparatus for resistance variable material cells
US7042749May 15, 2003May 9, 2006Micron Technology, Inc.Stacked 1T-nmemory cell structure
US7102150May 11, 2001Sep 5, 2006Harshfield Steven TPCRAM memory cell and method of making same
US7126179Jan 16, 2004Oct 24, 2006Micron Technology, Inc.Memory cell intermediate structure
US7132675Feb 27, 2004Nov 7, 2006Micron Technology, Inc.Programmable conductor memory cell structure and method therefor
US7295462Dec 12, 2005Nov 13, 2007Micron Technology, Inc.Method and apparatus processing variable resistance memory cell write operation
US7330367Mar 17, 2005Feb 12, 2008Micron Technology, Inc.Stacked 1T-nMTJ MRAM structure
US7345907Jul 11, 2005Mar 18, 2008Sandisk 3D LlcApparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements
US7358520Mar 9, 2005Apr 15, 2008Infineon Technologies AgSemiconductor memory cell, method for fabricating it and semiconductor memory device
US7362604Jul 11, 2005Apr 22, 2008Sandisk 3D LlcApparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements
US7410863Sep 7, 2006Aug 12, 2008Micron Technology, Inc.Methods of forming and using memory cell structures
US7426128 *Jul 11, 2005Sep 16, 2008Sandisk 3D LlcSwitchable resistive memory with opposite polarity write pulses
US7447056Jul 31, 2006Nov 4, 2008Sandisk 3D LlcMethod for using a multi-use memory cell and memory array
US7450414Jul 31, 2006Nov 11, 2008Sandisk 3D LlcMethod for using a mixed-use memory array
US7486537Jul 31, 2006Feb 3, 2009Sandisk 3D LlcMethod for using a mixed-use memory array with different data states
US7539048Oct 4, 2007May 26, 2009Micron Technology, Inc.Method and apparatus processing variable resistance memory cell write operation
US7541607 *Nov 2, 2005Jun 2, 2009Elpida Memory, Inc.Electrically rewritable non-volatile memory element and method of manufacturing the same
US7542337Jul 31, 2006Jun 2, 2009Sandisk 3D LlcApparatus for reading a multi-level passive element memory cell array
US7542338Jul 31, 2006Jun 2, 2009Sandisk 3D LlcMethod for reading a multi-level passive element memory cell array
US7643333 *Jan 5, 2010Micron Technology, Inc.Process for erasing chalcogenide variable resistance memory bits
US7663133Nov 15, 2006Feb 16, 2010Micron Technology, Inc.Memory elements having patterned electrodes and method of forming the same
US7663137Dec 21, 2007Feb 16, 2010Micron Technology, Inc.Phase change memory cell and method of formation
US7668000Jun 25, 2007Feb 23, 2010Micron Technology, Inc.Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US7682992May 20, 2008Mar 23, 2010Micron Technology, Inc.Resistance variable memory with temperature tolerant materials
US7687793May 22, 2007Mar 30, 2010Micron Technology, Inc.Resistance variable memory cells
US7692177Apr 6, 2010Micron Technology, Inc.Resistance variable memory element and its method of formation
US7700422Oct 25, 2006Apr 20, 2010Micron Technology, Inc.Methods of forming memory arrays for increased bit density
US7701760Sep 12, 2008Apr 20, 2010Micron Technology, Inc.Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US7709289Apr 22, 2005May 4, 2010Micron Technology, Inc.Memory elements having patterned electrodes and method of forming the same
US7709885Feb 13, 2007May 4, 2010Micron Technology, Inc.Access transistor for memory device
US7723713May 31, 2006May 25, 2010Micron Technology, Inc.Layered resistance variable memory device and method of fabrication
US7749853Jan 11, 2008Jul 6, 2010Microntechnology, Inc.Method of forming a variable resistance memory device comprising tin selenide
US7759665Feb 21, 2007Jul 20, 2010Micron Technology, Inc.PCRAM device with switching glass layer
US7768861Jun 22, 2009Aug 3, 2010Micron Technology, Inc.Software refreshed memory device and method
US7785976Aug 31, 2010Micron Technology, Inc.Method of forming a memory device incorporating a resistance-variable chalcogenide element
US7791058Jun 25, 2009Sep 7, 2010Micron Technology, Inc.Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication
US7863597Jan 24, 2008Jan 4, 2011Micron Technology, Inc.Resistance variable memory devices with passivating material
US7869249Jan 11, 2011Micron Technology, Inc.Complementary bit PCRAM sense amplifier and method of operation
US7910397Nov 13, 2006Mar 22, 2011Micron Technology, Inc.Small electrode for resistance variable devices
US7924603Apr 12, 2011Micron Technology, Inc.Resistance variable memory with temperature tolerant materials
US7924608Apr 12, 2011Boise State UniversityForced ion migration for chalcogenide phase change memory device
US7940556May 10, 2011Micron Technology, Inc.Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US7944768May 17, 2011Micron Technology, Inc.Software refreshed memory device and method
US7964436Jun 21, 2011Round Rock Research, LlcCo-sputter deposition of metal-doped chalcogenides
US7968927Jun 28, 2011Micron Technology, Inc.Memory array for increased bit density and method of forming the same
US7978491Jul 12, 2011Micron Technology, Inc.Stacked memory cell structure and method of forming such a structure
US7978500Jan 15, 2010Jul 12, 2011Micron Technology, Inc.Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US7994491Feb 21, 2007Aug 9, 2011Micron Technology, Inc.PCRAM device with switching glass layer
US8030636Aug 2, 2010Oct 4, 2011Micron Technology, Inc.Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication
US8101936Nov 20, 2007Jan 24, 2012Micron Technology, Inc.SnSe-based limited reprogrammable cell
US8189366Jun 13, 2011May 29, 2012Micron Technology, Inc.Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US8233309Oct 26, 2009Jul 31, 2012Sandisk 3D LlcNon-volatile memory array architecture incorporating 1T-1R near 4F2 memory cell
US8238146Aug 7, 2012Boise State UniversityVariable integrated analog resistor
US8263958Apr 30, 2010Sep 11, 2012Micron Technology, Inc.Layered resistance variable memory device and method of fabrication
US8279704Sep 30, 2010Oct 2, 2012Sandisk 3D LlcDecoder circuitry providing forward and reverse modes of memory array operation and method for biasing same
US8284590May 6, 2010Oct 9, 2012Boise State UniversityIntegratable programmable capacitive device
US8295081Oct 23, 2012Boise State UniversityForced ion migration for chalcogenide phase change memory device
US8334186Jun 21, 2010Dec 18, 2012Micron Technology, Inc.Method of forming a memory device incorporating a resistance variable chalcogenide element
US8374051Feb 12, 2013Sandisk 3D LlcThree dimensional memory system with column pipeline
US8467236Jun 18, 2013Boise State UniversityContinuously variable resistor
US8487288Jul 18, 2011Jul 16, 2013Micron Technology, Inc.Memory device incorporating a resistance variable chalcogenide element
US8553476Mar 3, 2011Oct 8, 2013Sandisk 3D LlcThree dimensional memory system with page of data across word lines
US8611136May 9, 2012Dec 17, 2013Micron Technology, Inc.Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US8611146Oct 22, 2012Dec 17, 2013Boise State UniversityForced ion migration for chalcogenide phase change memory device
US8619485Feb 6, 2009Dec 31, 2013Round Rock Research, LlcPower management control and controlling memory refresh operations
US8652903Mar 24, 2010Feb 18, 2014Micron Technology, Inc.Access transistor for memory device
US8674334 *May 8, 2013Mar 18, 2014Micron Technology, Inc.Memory elements using self-aligned phase change material layers and methods of manufacturing same
US8895401Sep 14, 2012Nov 25, 2014Micron Technology, Inc.Method of forming a memory device incorporating a resistance variable chalcogenide element
US9053766Mar 3, 2011Jun 9, 2015Sandisk 3D, LlcThree dimensional memory system with intelligent select circuit
US9142263Dec 24, 2013Sep 22, 2015Round Rock Research, LlcPower management control and controlling memory refresh operations
US9178141Jan 7, 2014Nov 3, 2015Micron Technology, Inc.Memory elements using self-aligned phase change material layers and methods of manufacturing same
US9401472 *Sep 23, 2011Jul 26, 2016Adesto Technologies CorporationProgrammable impedance elements and devices that include such elements
US20020116955 *Feb 19, 2002Aug 29, 2002Sumitomo Electric Industries, Ltd.Method of forming soot preform
US20020168852 *May 11, 2001Nov 14, 2002Harshfield Steven T.PCRAM memory cell and method of making same
US20030027416 *Aug 1, 2001Feb 6, 2003Moore John T.Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry
US20030045049 *Aug 29, 2001Mar 6, 2003Campbell Kristy A.Method of forming chalcogenide comprising devices
US20030045054 *Aug 29, 2001Mar 6, 2003Campbell Kristy A.Method of forming non-volatile resistance variable devices, method of forming a programmable memory cell of memory circuitry, and a non-volatile resistance variable device
US20030047772 *Oct 28, 2002Mar 13, 2003Jiutao LiAgglomeration elimination for metal sputter deposition of chalcogenides
US20030047773 *Oct 28, 2002Mar 13, 2003Jiutao LiAgglomeration elimination for metal sputter deposition of chalcogenides
US20030156463 *Feb 19, 2002Aug 21, 2003Casper Stephen L.Programmable conductor random access memory and method for sensing same
US20030156468 *Feb 20, 2002Aug 21, 2003Campbell Kristy A.Resistance variable 'on' memory
US20030169625 *Mar 5, 2002Sep 11, 2003Glen HushProgrammable conductor random access memory and method for sensing same
US20030173558 *Mar 14, 2002Sep 18, 2003Campbell Kristy A.Methods and apparatus for resistance variable material cells
US20030193053 *Apr 10, 2002Oct 16, 2003Gilton Terry L.Thin film diode integrated with chalcogenide memory cell
US20030193059 *Apr 10, 2002Oct 16, 2003Gilton Terry L.Programmable conductor memory cell structure and method therefor
US20030194865 *Apr 10, 2002Oct 16, 2003Gilton Terry L.Method of manufacture of programmable conductor memory
US20030206433 *May 3, 2002Nov 6, 2003Glen HushDual write cycle programmable conductor memory system and method of operation
US20030223292 *May 15, 2003Dec 4, 2003Hasan NejadStacked 1T-nmemory cell structure
US20030228717 *Jun 6, 2002Dec 11, 2003Jiutao LiCo-sputter deposition of metal-doped chalcogenides
US20040029351 *Aug 6, 2003Feb 12, 2004Gilton Terry L.Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures
US20040038432 *Jul 14, 2003Feb 26, 2004Micron Technology, Inc.Programmable conductor memory cell structure and method therefor
US20040038480 *Aug 22, 2002Feb 26, 2004Moore John T.Method of manufacture of a PCRAM memory cell
US20040040835 *Aug 29, 2002Mar 4, 2004Jiutao LiSilver selenide film stoichiometry and morphology control in sputter deposition
US20040043553 *Aug 29, 2003Mar 4, 2004Jiutao LiElimination of dendrite formation during metal/chalcogenide glass deposition
US20040053461 *Aug 29, 2002Mar 18, 2004Moore John T.Graded GexSe100-x concentration in PCRAM
US20040071042 *Oct 8, 2003Apr 15, 2004John MoorePCRAM rewrite prevention
US20040124407 *Jun 9, 2003Jul 1, 2004Kozicki Michael N.Scalable programmable structure, an array including the structure, and methods of forming the same
US20040144968 *Jan 16, 2004Jul 29, 2004Jiutao LiAgglomeration elimination for metal sputter deposition of chalcogenides
US20040144973 *Jan 16, 2004Jul 29, 2004Jiutao LiAgglomeration elimination for metal sputter deposition of chalcogenides
US20040157417 *Feb 3, 2004Aug 12, 2004Moore John T.Methods to form a memory cell with metal-rich metal chalcogenide
US20040171208 *Mar 3, 2004Sep 2, 2004Gilton Terry L.Method of manufacture of programmable conductor memory
US20040180533 *Mar 14, 2003Sep 16, 2004Li LiMethod for filling via with metal
US20040192006 *Apr 7, 2004Sep 30, 2004Campbell Kristy A.Layered resistance variable memory device and method of fabrication
US20040223357 *Jun 10, 2004Nov 11, 2004Gilton Terry L.Multiple data state memory cell
US20040223390 *Jun 14, 2004Nov 11, 2004Campbell Kristy A.Resistance variable memory element having chalcogenide glass for improved switching characteristics
US20040229423 *Jun 23, 2004Nov 18, 2004Moore John T.Electrode structure for use in an integrated circuit
US20040232551 *Jun 24, 2004Nov 25, 2004Moore John T.Electrode structure for use in an integrated circuit
US20040235235 *Jun 29, 2004Nov 25, 2004Jiutao LiCo-sputter deposition of metal-doped chalcogenides
US20040238918 *Jul 9, 2004Dec 2, 2004Moore John T.Method of manufacture of a PCRAM memory cell
US20040238958 *Jun 23, 2004Dec 2, 2004Moore John T.Electrode structure for use in an integrated circuit
US20040264242 *Jul 22, 2004Dec 30, 2004Hasan NejadStacked 1T-nMTJ MRAM structure
US20050017233 *Jul 21, 2003Jan 27, 2005Campbell Kristy A.Performance PCRAM cell
US20050018493 *Aug 16, 2004Jan 27, 2005Casper Stephen L.Programmable conductor random access memory and method for sensing same
US20050018509 *Jun 14, 2004Jan 27, 2005Glen HushComplementary bit resistance memory sensor and method of operation
US20050026433 *Jun 22, 2004Feb 3, 2005Jiutao LiIntegrated circuit device and fabrication using metal-doped chalcogenide materials
US20050054207 *Sep 2, 2004Mar 10, 2005Micron Technology, Inc.Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes
US20050056910 *Sep 17, 2003Mar 17, 2005Gilton Terry L.Non-volatile memory structure
US20050059187 *Jul 1, 2004Mar 17, 2005Gilton Terry L.Non-volatile memory structure
US20050098428 *Dec 16, 2004May 12, 2005Jiutao LiSilver selenide film stoichiometry and morphology control in sputter deposition
US20050101084 *Dec 6, 2004May 12, 2005Gilton Terry L.Thin film diode integrated with chalcogenide memory cell
US20050146958 *Mar 3, 2005Jul 7, 2005John MooreRewrite prevention in a variable resistance memory
US20050157567 *Mar 16, 2005Jul 21, 2005Gilton Terry L.Multiple data state memory cell
US20050157573 *Mar 21, 2005Jul 21, 2005Campbell Kristy A.Method of forming non-volatile resistance variable devices
US20050162883 *Aug 25, 2004Jul 28, 2005Hasan NejadColumnar 1T-nMemory cell structure and its method of formation and operation
US20050162898 *Mar 17, 2005Jul 28, 2005Hasan NejadStacked IT-nMTJ MRAM structure
US20050201174 *Mar 10, 2004Sep 15, 2005Klein Dean A.Power management control and controlling memory refresh operations
US20050202588 *Mar 10, 2004Sep 15, 2005Brooks Joseph F.Method of forming a chalcogenide material containing device
US20050212037 *Mar 9, 2005Sep 29, 2005Cay-Uwe PinnowSemiconductor memory cell, method for fabricating it and semiconductor memory device
US20050219901 *Jun 3, 2005Oct 6, 2005Gilton Terry LNon-volatile memory structure
US20060011910 *Jun 7, 2005Jan 19, 2006Micron Technology, Inc.PCRAM device with switching glass layer
US20060012008 *Jul 19, 2004Jan 19, 2006Campbell Kristy AResistance variable memory device and method of fabrication
US20060023532 *Sep 28, 2005Feb 2, 2006Glen HushMethod of operating a complementary bit resistance memory sensor
US20060033094 *Aug 12, 2004Feb 16, 2006Campbell Kristy AResistance variable memory with temperature tolerant materials
US20060035403 *Aug 12, 2004Feb 16, 2006Campbell Kristy APCRAM device with switching glass layer
US20060044906 *Sep 1, 2004Mar 2, 2006Ethan WillifordSensing of resistance variable memory devices
US20060099822 *Dec 14, 2005May 11, 2006Harshfield Steven TMethod of making a memory cell
US20060104142 *Nov 28, 2005May 18, 2006Gilton Terry LSoftware refreshed memory device and method
US20060131555 *Dec 22, 2004Jun 22, 2006Micron Technology, Inc.Resistance variable devices with controllable channels
US20060131556 *Dec 22, 2004Jun 22, 2006Micron Technology, Inc.Small electrode for resistance variable devices
US20060171224 *Mar 31, 2006Aug 3, 2006Hasan Nejad1T-nmemory cell structure and its method of formation and operation
US20060231824 *Jun 14, 2006Oct 19, 2006Campbell Kristy AResistance variable memory with temperature tolerant materials
US20060234425 *May 9, 2006Oct 19, 2006Micron Technology, Inc.Method of manufacture of a PCRAM memory cell
US20060237707 *Apr 22, 2005Oct 26, 2006Micron Technology, Inc.Memory array for increased bit density and method of forming the same
US20060243973 *Jun 29, 2006Nov 2, 2006Micron Technology, Inc.Thin film diode integrated with chalcogenide memory cell
US20060245234 *Jun 28, 2006Nov 2, 2006Glen HushMethod of operating a complementary bit resistance memory sensor and method of operation
US20060246696 *Jun 28, 2006Nov 2, 2006Micron Technology, Inc.Method of forming a chalcogenide material containing device
US20060252176 *Jul 5, 2006Nov 9, 2006Micron Technology, Inc.Memory element and its method of formation
US20060256640 *May 16, 2005Nov 16, 2006Micron Technology, Inc.Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US20060270099 *May 9, 2006Nov 30, 2006Micron Technology, Inc.Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry
US20060285381 *Jun 23, 2006Dec 21, 2006Ethan WillifordSensing of resistance variable memory devices
US20060289851 *Aug 29, 2006Dec 28, 2006Campbell Kristy AResistance variable memory device and method of fabrication
US20070007506 *May 31, 2006Jan 11, 2007Micron Technology, Inc.Layered resistance variable memory device and method of fabrication
US20070008768 *Jul 8, 2005Jan 11, 2007Micron Technology, Inc.Process for erasing chalcogenide variable resistance memory bits
US20070008773 *Jul 11, 2005Jan 11, 2007Matrix Semiconductor, Inc.Nonvolatile memory cell comprising switchable resistor and transistor
US20070008785 *Jul 11, 2005Jan 11, 2007Scheuerlein Roy EApparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements
US20070008786 *Jul 11, 2005Jan 11, 2007Scheuerlein Roy EApparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements
US20070023744 *Aug 1, 2005Feb 1, 2007Micron Technology, Inc.Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US20070029537 *Aug 2, 2005Feb 8, 2007Micron Technology, Inc.Phase change memory cell and method of formation
US20070030554 *Aug 2, 2005Feb 8, 2007Micron Technology, Inc.Method and apparatus for providing color changing thin film material
US20070034921 *Aug 9, 2005Feb 15, 2007Micron Technology, Inc.Access transistor for memory device
US20070035041 *Sep 7, 2006Feb 15, 2007Li LiMethods of forming and using memory cell structures
US20070035990 *Aug 15, 2005Feb 15, 2007Micron Technology, Inc.Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US20070037316 *Aug 9, 2005Feb 15, 2007Micron Technology, Inc.Memory cell contact using spacers
US20070047297 *Aug 31, 2005Mar 1, 2007Campbell Kristy AResistance variable memory element with threshold device and method of forming the same
US20070064474 *Nov 20, 2006Mar 22, 2007Micron Technology, Inc.Resistance variable memory element with threshold device and method of forming the same
US20070069276 *Jul 31, 2006Mar 29, 2007Scheuerlein Roy EMulti-use memory cell and memory array
US20070070690 *Jul 31, 2006Mar 29, 2007Scheuerlein Roy EMethod for using a multi-use memory cell and memory array
US20070090354 *Aug 11, 2005Apr 26, 2007Micron Technology, Inc.Chalcogenide-based electrokinetic memory element and method of forming the same
US20070097737 *Nov 2, 2005May 3, 2007Isamu AsanoElectrically rewritable non-volatile memory element and method of manufacturing the same
US20070104010 *Dec 22, 2006May 10, 2007Micron Technology, Inc.Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
US20070104746 *Jul 31, 2006May 10, 2007Seishiro FujiiMethods and compositions for reducing skin damage
US20070128792 *Jan 31, 2007Jun 7, 2007Micron Technology, Inc.Multiple data state memory cell
US20070133255 *Dec 12, 2005Jun 14, 2007Micron Technology, Inc.Method and apparatus processing variable resistance memory cell write operation
US20070138598 *Feb 1, 2007Jun 21, 2007Campbell Kristy AResistance variable memory device and method of fabrication
US20070145463 *Feb 21, 2007Jun 28, 2007Campbell Kristy APCRAM device with switching glass layer
US20070152204 *Feb 21, 2007Jul 5, 2007Campbell Kristy APCRAM device with switching glass layer
US20070166983 *Nov 13, 2006Jul 19, 2007Micron Technology, Inc.Small electrode for resistance variable devices
US20070235712 *May 22, 2007Oct 11, 2007Harshfield Steven TResistance variable memory cells
US20070247895 *Jun 25, 2007Oct 25, 2007Glen HushMethod and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance
US20070258308 *May 30, 2007Nov 8, 2007Gilton Terry LSoftware refreshed memory device and method
US20070279975 *Jun 6, 2006Dec 6, 2007Hudgens Stephen JRefreshing a phase change memory
US20080023790 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMixed-use memory array
US20080025062 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMethod for using a mixed-use memory array with different data states
US20080025088 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EApparatus for reading a multi-level passive element memory cell array
US20080025089 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMethod for reading a multi-level passive element memory cell array
US20080025118 *Jul 31, 2006Jan 31, 2008Scheuerlein Roy EMethod for using a mixed-use memory array
US20080075843 *Sep 25, 2007Mar 27, 2008Samsung Electronics Co., Ltd.Method of Forming a Phase-Change Memory Unit and Method of Manufacturing a Phase-Change Memory Device Using the Same
US20080093589 *Dec 22, 2006Apr 24, 2008Micron Technology, Inc.Resistance variable devices with controllable channels
US20080121859 *Oct 19, 2007May 29, 2008Boise State UniversityForced ion migration for chalcogenide phase change memory device
US20080142773 *Dec 21, 2007Jun 19, 2008Micron Technology, Inc.Phase change memory cell and method of formation
US20080180982 *Jan 28, 2008Jul 31, 2008Hasan NejadStacked 1T-nmemory cell structure
US20080185574 *Jan 24, 2008Aug 7, 2008Campbell Kristy AMethod of forming non-volatile resistance variable devices
US20080210921 *Feb 28, 2008Sep 4, 2008Jiutao LiSilver selenide film stoichiometry and morphology control in sputter deposition
US20080310208 *May 7, 2007Dec 18, 2008Jon DaleyProcess for erasing chalcogenide variable resistance memory bits
US20090078925 *Sep 12, 2008Mar 26, 2009Campbell Kristy AResistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US20090098717 *Oct 10, 2008Apr 16, 2009Jiutao LiCo-sputter deposition of metal-doped chalcogenides
US20090147608 *Feb 6, 2009Jun 11, 2009Klein Dean APower management control and controlling memory refresh operations
US20090257299 *Jun 22, 2009Oct 15, 2009Gilton Terry LSoftware refreshed memory device and method
US20090261316 *Oct 22, 2009Jun LiuEnhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication
US20100027324 *Feb 4, 2010Boise State UniversityVariable integrated analog resistor
US20100133499 *Feb 4, 2010Jun 3, 2010Campbell Kristy AResistance variable memory with temperature tolerant materials
US20100171088 *Mar 16, 2010Jul 8, 2010Campbell Kristy AResistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
US20100171091 *Mar 15, 2010Jul 8, 2010Jon DaleyMemory array for increased bit density and method of forming the same
US20100178741 *Jul 15, 2010Jon DaleyAccess transistor for memory device
US20100219391 *Sep 2, 2010Campbell Kristy ALayered resistance variable memory device and method of fabrication
US20110019495 *Jan 27, 2011Scheuerlein Roy EDecoder circuitry providing forward and reverse modes of memory array operation and method for biasing same
US20110079709 *Apr 7, 2011Campbell Kristy AWide band sensor
US20110096588 *Apr 28, 2011Fasoli Luca GNon-volatile memory array architecture incorporating 1t-1r near 4f2 memory cell
US20130248810 *May 8, 2013Sep 26, 2013Micron Technology, Inc.Memory elements using self-aligned phase change material layers and methods of manufacturing same
DE102004011430A1 *Mar 9, 2004Sep 29, 2005Infineon Technologies AgHalbleiterspeicherzelle, Verfahren zu deren Herstellung und Halbleiterspeichereinrichtung
DE102004011430B4 *Mar 9, 2004Jun 19, 2008Qimonda AgHalbleiterspeichereinrichtung
EP2112664A1Dec 16, 2002Oct 28, 2009Micron Technology, Inc.Programmable conductor random access memory and a method for writing thereto
WO2004105039A2 *May 13, 2004Dec 2, 2004Micron Technology, Inc.STACKED 1T-nMEMORY CELL STRUCTURE
WO2004105039A3 *May 13, 2004Jan 20, 2005Micron Technology IncSTACKED 1T-nMEMORY CELL STRUCTURE
WO2007008452A1 *Jun 30, 2006Jan 18, 2007Micron Technology, Inc.Process for erasing chalcogenide variable resistance memory bits
WO2010123517A1Sep 29, 2009Oct 28, 2010Sandisk 3D LlcMemory system with data line switching scheme
WO2011075452A1Dec 13, 2010Jun 23, 2011Sandisk 3D Llc3d memory device with page register not like sense amplifier circuits and sense amplifier interface underneath memory array
WO2011075453A1Dec 13, 2010Jun 23, 2011Sandisk 3D LlcProgram cycle skip
WO2012118618A1Feb 15, 2012Sep 7, 2012Sandisk 3D LlcThree dimensional memory system with column pipeline
WO2012148852A1Apr 23, 2012Nov 1, 2012Sandisk 3D LlcNon-volatile storage system with dual block programming
WO2014149585A1Mar 1, 2014Sep 25, 2014Sandisk 3D LlcProgram cycle skip evaluation before write operations in non-volatile memory
WO2014149586A1Mar 1, 2014Sep 25, 2014Sandisk 3D LlcDynamic address grouping for parallel programming in non-volatile memory
WO2015057967A1Oct 16, 2014Apr 23, 2015Sandisk 3D LlcRegrouping and skipping cycles in non-volatile memory
Classifications
U.S. Classification257/298, 257/E45.002, 257/296, 257/300
International ClassificationH01L45/00, G11C16/02
Cooperative ClassificationH01L45/1625, H01L45/085, G11C13/0004, H01L45/1658, H01L45/143, H01L45/1233, H01L45/1616
European ClassificationH01L45/16D2, H01L45/08M, H01L45/16M4, H01L45/12D4, H01L45/16D4, H01L45/14B4
Legal Events
DateCodeEventDescription
Aug 30, 2001ASAssignment
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CAMPBELL, KRISTY A.;REEL/FRAME:012129/0890
Effective date: 20010827