Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20030062561 A1
Publication typeApplication
Application numberUS 10/282,775
Publication dateApr 3, 2003
Filing dateOct 29, 2002
Priority dateDec 29, 2000
Also published asUS6504195, US20020121656
Publication number10282775, 282775, US 2003/0062561 A1, US 2003/062561 A1, US 20030062561 A1, US 20030062561A1, US 2003062561 A1, US 2003062561A1, US-A1-20030062561, US-A1-2003062561, US2003/0062561A1, US2003/062561A1, US20030062561 A1, US20030062561A1, US2003062561 A1, US2003062561A1
InventorsRobert Guidash
Original AssigneeGuidash Robert M.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Alternate method for photodiode formation in CMOS image sensors
US 20030062561 A1
Abstract
A complementary metal oxide semiconductor (CMOS) active pixel sensor (APS) having a plurality of pixels which includes at least one pixel entailing a photodetector, a transistor adjacent the photodetector having a silicide surface, and an insulator over the photodetector. The insulator has a thickness sufficient to prevent the silicide surface from forming over the photodetector and contains an insulator as a field oxide.
Images(6)
Previous page
Next page
Claims(7)
What is claimed is:
1. A method of forming a complementary metal oxide semiconductor (CMOS) pixel sensor comprising:
supplying a substrate;
doping a first region of said substrate to form a photodetector;
forming a transistor adjacent said photodetector, said forming of said transistor including forming an insulator, wherein said insulator covers said photodetector; and
siliciding conductive regions of said transistor, wherein said inculator prevents said photodetector from being silicided.
2. The method in claim 1, wherein said insulator comprises a field oxide.
3. The method in claim 1, wherein said photodetector comprises a pinned photodiode and said method further comprises, before forming said insulator, forming a pinning layer over said photodetector.
4. The method in claim 1, wherein said doping of said first region is performed after said insulator is formed and is performed through said insulator.
5. The method in claim 1, wherein said transistor comprises a reset transistor and said method further comprises:
forming a silicided source region adjacent said photodetector;
forming a silicided gate adjacent said source region; and
forming a silicided drain region on an opposite side of said gate from said source.
6. The method in claim 1, wherein said transistor comprises a transfer transistor and said method further comprises:
forming a silicided source region adjacent said photodetector;
forming a silicided gate adjacent said source region; and
forming a silicided drain region on an opposite side of said gate from said source.
7. The method in claim 1, wherein said transistor comprises a row select transistor and said method further comprises;
forming a silicided gate adjacent said photodetector; and
forming a silicided drain region on an opposite side of said gate from said photodetector.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This is a divisional of application Ser. No. 09/750,941, filed Dec. 29, 2000.

FIELD OF THE INVENTION

[0002] The present invention relates to the field of solid state photosensors and imagers, specifically to imagers referred to as Active and Passive Pixel Sensors, and more particularly, to a structure and process for efficiently controlling the silicidation of the photodetector within such sensors.

BACKGROUND OF THE INVENTION

[0003] Active Pixel Sensors (APS) are solid state imagers wherein each pixel contains a photodetector and some other active devices that perform control functions on the pixel. Passive pixel sensors (PPS) are imagers having photosensing means and address transistors, but no active components. Recent and prior art devices have focused on using commercially available CMOS foundry processes to manufacture APS and PPS devices. To overcome the limitations of CCD-based imaging circuits, more recent imaging circuits use complementary metal oxide semiconductors (CMOS) active pixel sensor (APS) cells to convert light energy into an electrical signal. With active pixel sensor cells, a conventional photodiode is typically combined with a number of active transistors which, in addition to forming an electrical signal, provide amplification, readout control, and reset control.

[0004] The use of CMOS to manufacture APS and PPS devices has a resulting advantage of easily integrating signal processing and control circuits on the same chip as the imager, thus making it easier to fabricate a camera on a single semiconductor device, and providing a low cost integrated digital imaging device. In APS and PPS devices typically fabricated using standard CMOS processes, the photodetector within the pixel has been either a photocapacitor, (also referred to as a photogate), or a photodiode. In order to provide low resistivity and low resistance CMOS transistors and contact regions, CMOS processes have employed refractory metal suicides over all active area and polysilicon regions. This is typically done in a self-aligned process so that all active area and polysilicon regions form refractory metal silicides selectively without the need for a photolithographic patterning step. The refractory metal silicides are undesirable in an image sensor photodetector since they are opaque to part of the visible spectrum of light. As a result, in order to build a CMOS APS or PPS device, extra process steps such as photolithographic patterning must be used to remove the silicide or to prevent the silicide formation over the photodetector. This adds cost and complexity to the APS or PPS fabrication process.

SUMMARY OF THE INVENTION

[0005] It is, therefore, an object of the present invention to provide a complementary metal oxide semiconductor (CMOS) active pixel sensor (APS) having a plurality of pixels which includes a photodetector, a transistor adjacent the photodetector having a silicide surface, and an insulator over the photodetector. The insulator has a thickness sufficient to prevent the silicide surface from forming over the photodetector.

[0006] The photodetector could be a pinned photodiode where a pinning layer is between the photodetector and the insulator. The photodetector is a doped region in the silicon substrate. The transistor could be a reset transistor having a silicided source region adjacent the photodetector, a silicided gate adjacent the source region and a silicided drain region on an opposite side of the gate from the source. Alternatively, the transistor could be a transfer transistor having a silicided source region adjacent the photodetector, a silicided gate adjacent the source region and a silicided drain region on an opposite side of the gate from the photodetector. The transistor could also be a row select transistor having a silicided gate adjacent the photodetector and a silicided drain region on an opposite side of the gate from the photodetector.

[0007] The inventive method of forming a complementary metal oxide semiconductor pixel sensor includes supplying a substrate, doping of the first region of the substrate to form a photodetector and forming a transistor adjacent the photodetector. The formation of the transistor includes forming an insulator which covers the photodetector and siliciding conductive regions of the transistor and an insulator field oxide. If the photodetector were pinned photodiode, the invention would form a pinning layer over the photodetector. Doping of the first region can be performed either before or after the insulator has been formed. A reset transistor could be utilized by forming a silicided source region adjacent the photodetector, a silicided gate adjacent the source region and a silicided drain region on an opposite side of the gate from the source. A transfer transistor could be utilized by forming a silicided gate adjacent the photodetector region and a silicided drain region on an opposite side of the gate from the photodetector. The utilization of a row select transistor entails forming a silicided gate adjacent the photodetector and a silicided drain region on an opposite side of the gate from the photodetector.

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

[0009]FIG. 1 is a schematic diagram of a CMOS APS pixel;

[0010]FIG. 2 is a schematic diagram of a second CMOS APS pixel;

[0011]FIG. 3 is a schematic diagram of a CMOS PPS pixel;

[0012]FIG. 4 is a cross sectional view of the photodiode region and reset transistor region of the CMOS APS pixel in FIG. 1;

[0013]FIG. 5 is a cross sectional view of the photodiode region, transfer gate region, sensing node region, and reset transistor region of the CMOS APS pixel in FIG. 2;

[0014]FIG. 6 is a cross sectional view of the photodiode region, and select transistor region of the CMOS PPS pixel in FIG. 3;

[0015]FIG. 7 is a cross sectional side view diagram of a photodetector and adjacent gate and drain region of a first pixel of the present invention;

[0016]FIG. 8 is a cross sectional side view diagram of a photodetector and adjacent gate and drain region of a second pixel of the present invention;

[0017]FIG. 9 is a cross sectional side view diagram of a photodetector, adjacent transfer gate, sense node region, and reset gate and drain region of a third pixel of the present invention;

[0018]FIG. 10 is a cross sectional side view diagram of a photodetector, adjacent transfer gate, sense node region, and reset gate and drain region of a fourth pixel of the present invention;

[0019]FIG. 11 is a cross sectional side view diagram of a photodetector and adjacent gate and drain region of a fifth pixel of the present invention; and

[0020]FIG. 12 is a cross sectional side view diagram of a photodetector and adjacent gate and drain region of a sixth pixel of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0021]FIG. 1 is a schematic diagram that illustrates a CMOS active pixel sensor cell 10. As shown in FIG. 1, the cell 10 includes a photodiode 12, a reset transistor 16 with a reset gate RG, whose source is connected to the photodiode, and whose drain is connected to the voltage supply VDD, a signal transistor 18 whose gate is connected to the photodiode and whose drain is connected to the voltage supply VDD, a row select transistor 20 with a row select gate RSEL whose drain is connected to the source of the signal transistor and whose source is connected to the pixel output 28.

[0022]FIG. 2 is a schematic diagram that illustrates a second conventional CMOS active pixel sensor cell 22. As shown in FIG. 2, the cell 22 includes a photodiode 12, a transfer transistor 14 with a transfer gate TG, whose source is the photodiode, and a reset transistor 16 with a reset gate RG, whose drain is connected to the voltage supply VDD. The drain of the transfer transistor 14 and the source of the reset transistor 16 are connected to form the sensing node 24. The sensing node 24 comprises a floating diffusion region. The pixel 22 also comprises a signal transistor 18 whose gate is connected to the sensing node 24 and whose drain is connected to the voltage supply VDD, a row select transistor 20 with a row select gate RSEL whose drain is connected to the source of the signal transistor and whose source is connected to the pixel output 28.

[0023]FIG. 3 is a schematic diagram that illustrates a conventional CMOS passive pixel sensor cell 26. As shown in FIG. 3, the cell 26 includes a photodiode 12, a row select transistor 20 with a row select gate RSEL, whose source is connected to the photodiode, and whose drain is connected to the pixel output 28. The photodiode 12 has no refractory metal silicide over its surface. The row select transistor 20 must have its gate and drain silicided in order to retain desired transistor performance. The photodiode 12 can comprise a standard photodiode or a partially pinned photodiode as described in U.S. Pat. No. 6,051,447, incorporated herein by reference.

[0024]FIG. 4 is a cross sectional diagram of the photodetector and adjacent reset transistor structure of the active pixel 10 illustrated in FIG. 1. The cell 10, is preferably formed upon a p-type substrate 2 and p-type epitaxial layer 4. The photodiode 12 preferably comprises a lightly doped n-type region within the epitaxial layer 4. The photodiode 12 has no refractory metal silicide 34 in order its surface. The reset transistor 16 must have its gate and drain silicided in order to retain desired transistor performance. The photodiode 12 can comprise a standard photodiode or a partially pinned photodiode as described in U.S. Pat. No. 6,051,447.

[0025]FIG. 5 is a cross sectional diagram of the photodetector 12, adjacent transfer transistor structure 14, and reset transistor structure 16 of the active pixel 22 illustrated in FIG. 2. The cell 22, is preferably formed upon a p-type substrate 2 and p-type epitaxial layer 4. The photodiode 12 preferably comprises a lightly doped n-type region within the epitaxial layer 4. The photodiode 12 has no refractory metal silicide over its surface. The adjacent transfer transistor must have its gate and drain silicided 34 in order to retain desired transistor performance. The photodiode 12 can comprise a standard photodiode or a pinned photodiode as described in U.S. Pat. No. 5,625,210 incorporated herein by reference.

[0026]FIG. 6 is a cross sectional diagram of the photodetector and adjacent row select transistor structure of the passive pixel 26 illustrated in FIG. 3. The cell 10, is preferably formed upon a p-type substrate 2 and p-type epitaxial layer 4. The photodiode 12 preferably comprises a lightly doped n-type region within the epitaxial layer 4. The photodiode 12 has no refractory metal suicide over its surface. The row select transistor 20 must have its gate and drain silicided 34 in order to retain desired transistor performance. The photodiode 12 can comprise a standard photodiode or a partially pinned photodiode as described in U.S. Pat. No. 6,051,447.

[0027] In FIGS. 4, 5 and 6 the photodiode is formed by implants in active area regions that would normally be silicided as a result of the CMOS fabrication process. An extra mask and process steps are required to remove the silicide or prevent the silicide from forming over the photodiode so that the silicide does not form an effective light shield over the photodiode, thus severely reducing the quantum efficiency of the photodiode.

[0028] This invention provides a structure for a CMOS APS or PPS with a standard photodiode, pinned photodiode, or partially pinned photodiode, that does not require additional masking or process steps to provide an sensor having no refractory metal silicide over the photodiode. More specifically, as shown in FIGS. 7 through 12, the invention forms a photodiode 12 underneath the field oxide 40 normally formed in the CMOS process. The oxide layer 40 has a thickness sufficient to prevent the reaction of a deposited refractory metal with the silicon or polysilicon in the standard CMOS process and prevents the photodiode 12 from being silicided.

[0029]FIG. 7 is a cross sectional diagram of the photodetector, and adjacent reset transistor structure 16 of a first active pixel cell as illustrated in FIG. 2. The cell 22, is preferably formed upon a p-type substrate 2 and p-type epitaxial layer 4. The photodiode 12 preferably comprises a lightly doped n-type region within the epitaxial layer 4. The photodiode 12 is formed under the field oxide 40. The adjacent reset transistor 16 must have its gate and drain silicided 34 in order to retain desired transistor performance. A portion of the photodetector must be silicided 36 in order to form an electrical connection between the photodiode 12 and gate of the source follower input transistor 16.

[0030] The photodiode 12 can comprise a standard photodiode or a partially pinned photodiode as described in U.S. Pat. No. 6,051,447. This is shown in FIG. 8. Both the n-type photodiode 12 and p-type pinning layer 42 are formed underneath the field oxide 40.

[0031]FIG. 9 is a cross sectional diagram of the photodetector 12, adjacent transfer transistor structure 14, and reset transistor structure 16 of the active pixel schematic illustrated in FIG. 2. The cell 22, is preferably formed upon a p-type substrate 2 and p-type epitaxial layer 4. The photodiode 12 preferably comprises a lightly doped n-type region within the epitaxial layer 4 that is formed underneath the field oxide. The adjacent transfer transistor 14 must have its gate and drain silicided 34 in order to retain desired transistor performance. The reset transistor 16 must have its source, gate and drain silicided 34 in order to retain desired transistor performance.

[0032] The photodiode 12 can comprise a standard photodiode or a pinned photodiode as described in U.S. Pat. No. 5,625,210. This is shown in FIG. 10. Both the n-type photodiode 12 and p-type pinning layer 42 are formed underneath the field oxide 40.

[0033]FIG. 11 is a cross sectional diagram of the photodetector and adjacent row select transistor structure of the passive pixel schematic in FIG. 3. The cell 26, is preferably formed upon a p-type substrate 2 and p-type epitaxial layer 4. The photodiode 12 preferably comprises a lightly doped n-type region within the epitaxial layer 4 that is formed under the field oxide 40. The photodiode 12 has no refractory metal silicide over its surface. The row select transistor 20 must have its gate and drain silicided 34 in order to retain desired transistor performance.

[0034] The photodiode 12 can comprise a standard photodiode or a partially pinned photodiode as described in U.S. Pat. No. 6,051,447. This is shown in FIG. 12. Both the n-type photodiode 12 and p-type pinning layer 42 are formed underneath the field oxide 40.

[0035] The invention does not form a special field oxide over the photodiode to prevent silicidation. Instead, the invention forms the photodiode 12 under the standard field oxide 40 that is formed in conventional CMOS process for the CMOS device isolation.

[0036] In FIGS. 7 through 12, since the existing field oxide 40 is utilized over the photodiode 12, the invention eliminates the need to introduce an extra mask to prevent silicide 34 formation over the photodiode 12. This increases the efficiency of the production process. Further, by reducing the number of processing steps, the invention reduces the possibility of manufacturing defects as each additional processing step increases the possibility of defect formation.

[0037] To achieve a proper doping arrangement when forming the photodiode 12 beneath the field oxide 40, an n-type implant can be made in region 12 prior to the field oxide 40 growth or formation, or the impurity could be implanted through the field oxide 40 after the field oxide 40 has been formed. In the case of pinned photodiode pixels or partially pinned photodiode pixels (FIGS. 8, 10 and 12), the standard p-type field threshold adjust implant, or another p-type implant can be used to form the pinning layer 42 under the field oxide 40. Therefore, as would be known by one ordinarily skilled in the art given this disclosure, the invention is easily incorporated into standard CMOS processes and truly eliminates mask formation, patterning and removal steps.

[0038] While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

Parts List

[0039]2 p-type substrate

[0040]4 p-type epitaxial layer

[0041]10 CMOS active pixel sensor cell

[0042]12 photodiode (or photodetector)

[0043]14 transfer transistor

[0044]16 reset transistor

[0045]18 signal transistor

[0046]20 row select transistor

[0047]22 second conventional CMOS active pixel sensor cell

[0048]24 sensing node

[0049]26 conventional CMOS passive pixel sensor cell

[0050]28 pixel output

[0051]34 refractory metal silicide

[0052]36 silicided portion

[0053]40 field oxide

[0054]42 p-type pinning layer

[0055] RG reset gate

[0056] VDD voltage supply

[0057] RSEL row select gate

[0058] TG transfer gate

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7205627Feb 23, 2005Apr 17, 2007International Business Machines CorporationImage sensor cells
US7276748Feb 28, 2005Oct 2, 2007International Business Machines CorporationBody potential imager cell
US7491992Jan 2, 2007Feb 17, 2009International Business Machines CorporationImage sensor cells
US7538373Jun 20, 2007May 26, 2009International Business Machines CorporationBody potential imager cell
US8048705 *Oct 27, 2008Nov 1, 2011Semiconductor Manufacturing International (Shanghai) CorporationMethod and structure for a CMOS image sensor using a triple gate process
Classifications
U.S. Classification257/300, 257/E27.132, 257/E21.622, 257/E21.62, 438/300
International ClassificationH01L21/8234, H01L27/146
Cooperative ClassificationH01L27/14609, H01L27/14689, H01L21/823425, H01L21/823443
European ClassificationH01L21/8234G2, H01L21/8234D2, H01L27/146A4, H01L27/146V6