US20030071327A1 - Method and apparatus utilizing monocrystalline insulator - Google Patents
Method and apparatus utilizing monocrystalline insulator Download PDFInfo
- Publication number
- US20030071327A1 US20030071327A1 US09/978,096 US97809601A US2003071327A1 US 20030071327 A1 US20030071327 A1 US 20030071327A1 US 97809601 A US97809601 A US 97809601A US 2003071327 A1 US2003071327 A1 US 2003071327A1
- Authority
- US
- United States
- Prior art keywords
- alkaline earth
- layer
- semiconductor
- earth metal
- nitride
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000012212 insulator Substances 0.000 title claims abstract description 22
- 238000000034 method Methods 0.000 title claims description 31
- 239000004065 semiconductor Substances 0.000 claims abstract description 126
- 239000000758 substrate Substances 0.000 claims abstract description 79
- 239000000463 material Substances 0.000 claims abstract description 71
- 239000003990 capacitor Substances 0.000 claims abstract description 63
- 229910052784 alkaline earth metal Inorganic materials 0.000 claims description 56
- 150000001342 alkaline earth metals Chemical class 0.000 claims description 43
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 31
- 229910052710 silicon Inorganic materials 0.000 claims description 31
- 239000010703 silicon Substances 0.000 claims description 31
- -1 alkaline earth metal titanate Chemical class 0.000 claims description 21
- 150000004767 nitrides Chemical class 0.000 claims description 18
- 229910052751 metal Inorganic materials 0.000 claims description 17
- 229910044991 metal oxide Inorganic materials 0.000 claims description 17
- 150000004706 metal oxides Chemical class 0.000 claims description 16
- 239000002184 metal Substances 0.000 claims description 15
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 claims description 15
- IATRAKWUXMZMIY-UHFFFAOYSA-N strontium oxide Chemical compound [O-2].[Sr+2] IATRAKWUXMZMIY-UHFFFAOYSA-N 0.000 claims description 14
- 229910052582 BN Inorganic materials 0.000 claims description 13
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 claims description 13
- 229910002601 GaN Inorganic materials 0.000 claims description 13
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 13
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 13
- 239000010409 thin film Substances 0.000 claims description 9
- 229910000287 alkaline earth metal oxide Inorganic materials 0.000 claims description 8
- 229910052746 lanthanum Inorganic materials 0.000 claims description 8
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 claims description 8
- 230000008569 process Effects 0.000 claims description 8
- 229910052712 strontium Inorganic materials 0.000 claims description 8
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 claims description 8
- 229910002244 LaAlO3 Inorganic materials 0.000 claims description 7
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 7
- 229910002113 barium titanate Inorganic materials 0.000 claims description 7
- 229910021523 barium zirconate Inorganic materials 0.000 claims description 7
- 229910001938 gadolinium oxide Inorganic materials 0.000 claims description 7
- 229940075613 gadolinium oxide Drugs 0.000 claims description 7
- CMIHHWBVHJVIGI-UHFFFAOYSA-N gadolinium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[Gd+3].[Gd+3] CMIHHWBVHJVIGI-UHFFFAOYSA-N 0.000 claims description 7
- ZGYRNAAWPCRERX-UHFFFAOYSA-N lanthanum(3+) oxygen(2-) scandium(3+) Chemical compound [O--].[O--].[O--].[Sc+3].[La+3] ZGYRNAAWPCRERX-UHFFFAOYSA-N 0.000 claims description 7
- 229910014031 strontium zirconium oxide Inorganic materials 0.000 claims description 7
- 229910052917 strontium silicate Inorganic materials 0.000 claims description 6
- QSQXISIULMTHLV-UHFFFAOYSA-N strontium;dioxido(oxo)silane Chemical compound [Sr+2].[O-][Si]([O-])=O QSQXISIULMTHLV-UHFFFAOYSA-N 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 230000001419 dependent effect Effects 0.000 claims description 3
- 238000001704 evaporation Methods 0.000 claims description 3
- 230000008020 evaporation Effects 0.000 claims description 3
- 238000005229 chemical vapour deposition Methods 0.000 claims description 2
- 238000010884 ion-beam technique Methods 0.000 claims description 2
- 238000001451 molecular beam epitaxy Methods 0.000 claims description 2
- 238000004549 pulsed laser deposition Methods 0.000 claims description 2
- 238000004544 sputter deposition Methods 0.000 claims description 2
- 238000000927 vapour-phase epitaxy Methods 0.000 claims description 2
- 239000011810 insulating material Substances 0.000 claims 9
- 230000000153 supplemental effect Effects 0.000 abstract description 10
- 239000010410 layer Substances 0.000 description 157
- 239000013078 crystal Substances 0.000 description 8
- 239000010408 film Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 230000008901 benefit Effects 0.000 description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 6
- 239000002178 crystalline material Substances 0.000 description 6
- 229910052760 oxygen Inorganic materials 0.000 description 6
- 239000001301 oxygen Substances 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 238000002128 reflection high energy electron diffraction Methods 0.000 description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000000859 sublimation Methods 0.000 description 3
- 230000008022 sublimation Effects 0.000 description 3
- 229910052726 zirconium Inorganic materials 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 125000004429 atom Chemical group 0.000 description 2
- 229910052788 barium Inorganic materials 0.000 description 2
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 2
- 238000003795 desorption Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910002370 SrTiO3 Inorganic materials 0.000 description 1
- 239000000370 acceptor Substances 0.000 description 1
- 239000012080 ambient air Substances 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31691—Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors with potential-jump barrier or surface barrier
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
Definitions
- the invention relates generally to semiconductor devices, methods, and systems.
- Semiconductor devices typically comprise multiple layers of conductive, insulative, and semiconductive layers.
- Crystalline materials such as silicon
- Various properties of such layers tend to improve with the crystallinity of the layer. For example, electron charge displacement and electron energy recoverability of an insulative layer improve as the crystallinity of the layer increases.
- the amount of charge that can be stored is a function of the dielectric constant of the insulative layer.
- improved insulative properties tend to reduce the power consumption and size of various components, such as capacitors.
- a capacitor generally comprises two conductive elements separated by a dielectric layer.
- Single-crystal materials exhibit excellent insulative properties, but efforts to construct capacitors with single-crystal dielectric layers have not been particularly successful. These attempts have generally been unsuccessful, at least in part, because lattice mismatches between the host crystal and the grown crystal cause the resulting layer to be of low crystalline quality. Such efforts commonly result in polycrystalline dielectric materials, and the insulating properties of such materials are compromised by defects and grain boundaries. Defects and grain boundaries tend to allow greater leakage current through the dielectric layer, degrading the effectiveness of the insulator. Consequently, conventional devices typically include additional protection layers to prevent the inclusion of foreign materials, defects, and grain boundaries.
- capacitors include additional dielectric layers, typically formed from amorphous materials, such as amorphous zirconium titanate. Adding layers, however, requires additional processing steps and materials.
- a semiconductor method and apparatus may include a capacitor having a substantially monocrystalline material exhibiting a relatively high dielectric constant.
- the semiconductor apparatus and method may further include a supplemental layer having a depletion zone, suitably comprised of a high-resistivity material.
- the various layers are suitably lattice matched.
- the apparatus may include one or more interface layers to facilitate lattice matching of the various layers.
- FIG. 1 illustrates a cross-section of a semiconductor apparatus according to various aspects of the present invention having a substantially monocrystalline dielectric layer
- FIGS. 2, 3, 4 , and 5 illustrate schematically, in cross section, device structures in various stages of layer preparation
- FIG. 6 illustrates a cross-section of a semiconductor apparatus having an interface layer
- FIG. 7 illustrates a cross-section of a semiconductor apparatus having a supplemental layer for forming a depletion zone
- FIG. 8 illustrates a cross-section of a semiconductor apparatus having a supplemental layer for forming a depletion zone and an interface layer
- FIG. 9 illustrates, in two dimensions, the lattice structures of the ( 100 ) surfaces of a substrate, a high-resistivity layer, and a dielectric layer;
- FIG. 10 illustrates lattice structures for a substrate, a high-resistivity layer, an interface layer, and a dielectric layer;
- FIG. 11 illustrates a cross-section of a semiconductor apparatus having multiple devices
- FIG. 12 illustrates a cross-section of a semiconductor apparatus having multiple capacitors
- FIG. 13 is a flow diagram illustrating a method for fabricating a semiconductor apparatus according to various aspects of the present invention.
- FIG. 14 is a flow diagram of an alternative method for fabricating a semiconductor apparatus.
- FIGS. 15 and 16 are performance plots for a voltage variable capacitor constructed in accordance with various aspects of the present invention.
- a system may include one or more semiconductor devices.
- the semiconductor devices include capacitors.
- capacitors comprise two conductive elements, such as substantially conductive or semiconductive materials, separated by an electrical insulator.
- a system according to various aspects of the present invention may include a semiconductor device having a voltage variable capacitor, also known as a varactor, variable capacitance diode, or varacap, which suitably comprises a semiconductor device characterized by voltage sensitive capacitance that resides in the space-charge region at the surface of a semiconductor bounded by an insulating layer.
- a dielectric film suitably having a sufficiently thin cross section and adequate integrity, may be provided on the semiconductor.
- a semiconductor device includes a capacitor 23 .
- the capacitor 23 suitably comprises a first conductive element, such as a semiconductor substrate 45 , and a dielectric layer 42 having a relatively high dielectric constant formed on top of the semiconductor substrate 45 as the insulator.
- a second conductive element, such as a top electrode 41 is formed on the dielectric layer 42 .
- the first conductive element may be comprised of any appropriate materials, for example silicon or gallium arsenide.
- the substrate 45 may be conventionally doped, such as with n+doping, or comprise multiple materials to achieve desired electrical properties. Further, the substrate 45 may be uniformly doped, or may have areas of greater concentration of dopants to achieve any appropriate electrical characteristics.
- the second conductive element comprises any suitable material, such as a highly conductive material for a capacitor.
- the electrode 41 comprises a conductive metal such as platinum, copper, gold, silver, or aluminum, or may comprise other conductive or semiconductive materials, such as polysilicon or a conductive oxide. The electrode 41 is electrically coupled to an electrode connection 31 and the substrate 45 is electrically coupled to a substrate connection 35 .
- the dielectric layer 42 separates the substrate 45 and electrode 41 .
- the dielectric layer 42 comprises any suitable material for inhibiting current between the substrate 45 and the electrode 41 , such as an alkaline earth metal oxide.
- the dielectric layer 42 comprises a substantially monocrystalline film of any suitable material.
- Dielectric layer 42 may be, in various embodiments, a monocrystalline oxide or nitride material selected for its crystalline compatibility with the underlying substrate and with the overlying material layer, as well as its insulating properties.
- the material may be an oxide or nitride having a lattice structure closely matched to the substrate.
- dielectric layer 42 comprises a substantially monocrystalline film of strontium titanate.
- Monocrystalline films of dielectric materials typically exhibit higher dielectric constants than amorphous or polycrystalline films of the same material.
- the dielectric layer 42 is formed from any appropriate substantially monocrystalline material having various desired properties, such as resistivity, heat resistance, lattice coefficients, and the like.
- the dielectric layer 42 may comprise a metal oxide compound, such as barium, strontium, titanium, zirconium, lanthanum, or aluminum, or a combination of one or more of these metals and/or other materials.
- Strontium titanate for example, has a dielectric constant of over 200 in monocrystalline form.
- Other suitable materials for dielectric layer 42 include BaTiO 3 , LaAlO 3 , SrZrO 3 , BaZrO 3 and MgO.
- Materials that may be suitable for the dielectric layer include, but are not limited to, metal oxides such as alkaline earth metal titanates, alkaline earth metal zirconates, alkaline earth metal hafnates, alkaline earth metal tantalates, alkaline earth metal niobates, alkaline earth metal vanadates, alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, gadolinium oxide, and/or alkaline earth oxides. Additionally, various nitrides such as gallium nitride, aluminum nitride, and boron nitride may also be used for the dielectric layer 42 . Generally, these materials are metal oxides or metal nitrides, and more particularly, these metal oxide or nitrides typically include one or two different metallic elements. In some applications, the metal oxides or nitrides may include three or more different metallic elements.
- metal oxides or nitrides may include three or
- the dielectric layer 42 may be formed according to any suitable technique, such as molecular beam epitaxy, vapor phase epitaxy, pulsed laser deposition, sputtering, evaporation, chemical vapor deposition, ion beam, plasma, sol-gel, or solution chemistry processes.
- suitable processes for forming the dielectric layer 42 are described in U.S. Pat. No. 6,022,410, issued Feb. 8, 2000, to Yu, et al.; U.S. Pat. No. 6,113,690, issued Sep. 5, 2000, to Yu, et al.; U.S. Pat. No. 6,224,669, issued May 1, 2001, to Yu, et al.; and U.S. Pat. No.
- a native oxide 11 may exist on the surface of the substrate 45 from exposure to ambient air.
- the native oxide typically has a thickness in the range of 10 to 30 ⁇ .
- the native oxide layer 11 is suitably removed to provide an ordered crystalline surface on the substrate 45 for nucleation of the dielectric layer 42 . Thicker native oxide layers tend to require longer exposure to the selected conversion material.
- the silicon substrate 45 and amorphous native oxide layer 11 are heated to a temperature below the sublimation temperature of the native oxide layer 11 .
- the native oxide sublimes at a temperature in excess of 850° C., so that silicon substrate 45 is heated, preferably, to a temperature in a range of about 700° C. to 800° C. at reduced pressure, such as in the range of approximately 10 ⁇ 9 to 10 ⁇ 10 Torr.
- the surface of the silicon substrate 45 having the native oxide layer 11 is suitably exposed to a beam of a conversion material 14 (FIG. 3) for removing the native oxide layer and forming a template layer for the dielectric layer 42 , such as an alkaline earth metal or a combination of an alkaline earth metal and oxygen.
- a conversion material 14 may comprise barium, strontium, or a combination of the two that is generated by resistively heating effusion cells or from e-beam evaporation sources.
- silicon substrate 45 and native oxide layer 11 are exposed to a beam of strontium.
- the strontium aids in desorption of the native oxide layer 11 at lower temperatures than would otherwise be required.
- An amount of strontium remains on the silicon surface to form a template layer 12 such as may be indicated by a (2 ⁇ 1) reconstruction in a Reflection High Energy Electron Diffraction (RHEED) pattern.
- RHEED Reflection High Energy Electron Diffraction
- the surface is preferably monitored using RHEED techniques which can be used in situ, i.e. while performing the exposing step, for example within a growth chamber.
- the RHEED techniques are used to detect or sense surface crystalline structures and, in the present embodiment, change rapidly from diffuse background for the amorphous silicon oxide to strong and sharp streaks upon the completion of the native oxide desorption process. Once a specific manufacturing process is provided and followed, however, it may not be necessary or desirable to perform the RHEED techniques on every substrate.
- the cleaned silicon substrate is then lowered to between 200° C. and 600° C.
- a SrTiO 3 layer 42 may then be deposited on the template layer 12 by exposing it to a beam of strontium, titanium and oxygen.
- a high dielectric crystalline material 42 is deposited on the template layer 12 .
- an optional amorphous interface layer 16 can be formed between the silicon substrate 10 and the dielectric 42 as shown in FIG. 5.
- the amorphous interface layer 16 is formed by oxygen diffusing through the dielectric 42 and reacting with the surface of the silicon substrate 45 .
- the amorphous interface layer 16 is formed at the interface between the silicon substrate 45 and the dielectric layer 42 , the dielectric layer still remains single crystalline.
- the formation of the amorphous interface layer 16 can consume a portion of the silicon surface, or the template layer 12 , or a portion of the crystalline material 42 .
- a semiconductor system in accordance with various aspects of the present invention may also include one or more interface layers.
- Interface layers may be formed between some or all of the various layers, and suitably comprise additional layers of crystalline materials.
- an alternative embodiment of a capacitor 24 includes an interface layer 43 formed between the semiconductor substrate 45 and the dielectric layer 42 .
- the interface layer 43 may be formed in any suitable manner, for example in the same manner as the dielectric layer 42 .
- the interface layer 43 suitably comprises a monocrystalline material, suitably a different material than used to form the substrate 45 and the dielectric layer 42 .
- the interface layer 43 assists in the proper formation of the subsequent dielectric layer, suitably acting as a template layer for subsequent growth of the dielectric layer 42 .
- the crystalline structures of a first layer such as a high-resistivity layer 44 (described below) or semiconductor substrate 45 , a second layer such as the dielectric layer 42 , and in some embodiments a third layer, such as the interface layer 43 may be substantially matched.
- the interface layer 43 may be substantially lattice matched to the substrate 45 and the dielectric layer 42 .
- the interface layer 43 suitably has a lattice constant slightly higher than that of the substrate 45 and slightly lower than that of the dielectric layer 42 , or is suitably oriented at an angle to the lattice of the substrate to assist in obtaining a desired orientation of the dielectric layer 42 .
- the semiconductor substrate 45 and the high-resistivity layer 44 are comprised of silicon having a lattice constant of 5.43 angstroms, and dielectric layer 42 is comprised of strontium titanate (SrTiO 3 ) having a lattice constant of 3.9 angstroms.
- the crystalline structure of dielectric layer 42 may be rotated at an angle, such as 45 degrees, relative to the silicon lattice of the high-resistivity layer 44 or semiconductor substrate 45 normal to the (100) growth direction.
- suitable materials and techniques for orienting a layer with respect to another are described in U.S. Pat. No. 6,241,821, issued to Jun. 5, 2001 to Yu, et al., and U.S. Pat. No. 6,248,459, issued Jun. 19, 2001, to Wang, et al.
- the lattice constants of the respective layers are within about 2%.
- the interface layer 43 suitably comprising strontium silicate (in which silicon, strontium, and oxygen atoms are bonded to form a (2 ⁇ 1) structure), strontium oxide, or other appropriate material, promotes the growth of the strontium titanate dielectric layer 42 in a 45-degree rotation with respect to the silicon high-resistivity layer 44 or substrate semiconductor substrate 45 .
- Interface layer 43 may be as thin as a single layer of atoms.
- a capacitor according to various aspects of the present invention may also be configured to include a supplemental layer for forming a depletion zone while the capacitor is operating.
- a voltage-variable capacitor (VVC) 21 may include a supplemental layer, suitably comprising an epitaxial layer of high-resistivity semiconductor material 44 , such as lightly doped single-crystal silicon, formed into the substrate 45 or positioned atop the substrate 45 .
- the supplemental layer may be formed in conjunction with an interface layer 43 (FIG. 8) to facilitate the growth of the dielectric layer 42 over the supplemental layer.
- the supplemental layer may serve as an area for a depletion zone 47 (often referred to as a barrier layer, a blocking layer, or a space-charged layer) to form, which facilitates a voltage-variable characteristic for the VVC 21 .
- the depletion zone 47 is a transient layer formed when a bias voltage is applied to the capacitor. The depletion zone 47 may change or disappear when the applied voltage field is varied or removed.
- Depletion zone 47 is a region of net space-charge in a semiconductor in which the density of mobile charge elements tends to be significantly less than the density of ionized impurity atoms.
- the mobile carrier charge density is insufficient to neutralize the fixed charge density of donors and acceptors.
- High-resistivity layer 44 may be formed or deposited in any suitable manner, such as by epitaxially growing the layer 44 on the semiconductor substrate 45 , counter-doping the substrate 45 , conventional photolithography and etching, or ion implantation.
- the high-resistivity layer 44 is preferably less heavily doped (n ⁇ ) than heavily doped (n+) semiconductor substrate 45 , and has a higher resistivity than semiconductor substrate 45 .
- the thickness of the high-resistivity layer 44 may be chosen to be equal to or slightly greater than a maximum depletion width to minimize the series resistance of VVC 22 while maximizing the capacitance change.
- a lower doping level of high-resistivity layer 44 facilitates faster formation of the depletion zone 47 .
- the physical thickness of the high-resistivity layer 44 provides a limitation on the maximum thickness of the depletion zone 47 , thus providing a controlled maximum value to the variable capacitance.
- a voltage is typically applied across VVC 21 by applying the voltage across connections 31 , 35 .
- the capacitance of the VVC 21 is controlled by adjusting the voltage applied across the connections 31 , 35 .
- depletion zone 47 forms which extends for a selected distance into the high-resistivity layer 44 .
- the depletion zone 47 behaves as a variable capacitance electrically in series with the constant capacitance formed by the electrode 41 and the substrate 45 .
- the two capacitances create a net capacitance effect that is affected by the width of the depletion zone 47 .
- the bias voltage applied across connections 31 , 35 controls the width of the depletion zone 47 .
- a semiconductor device may be fabricated in any suitable manner to achieve the desired characteristics of the device and form the desired layers.
- a semiconductor device may be formed by doping the substrate 45 (step 1202 ), such as a silicon substrate; depositing the single-crystal dielectric layer 42 on the substrate 45 (step 1208 ), the dielectric layer 42 having a lattice constant substantially matching that of the semiconductor substrate 45 ; and forming an electrode 41 on the dielectric layer 42 (step 1210 ).
- the step of doping the substrate 45 may comprise n+ doping the substrate 45 .
- the process may further include a step of forming an interface layer 43 between the substrate 45 and the dielectric layer 42 (step 1206 ).
- the fabrication process may further include a step of forming the high resistivity layer 44 on the substrate 45 (step 1204 ).
- the high resistivity layer 44 (as well as the other layers of the device) is suitably epitaxially grown silicon and lightly n doped, which may then be selectively removed using conventional photolithography and etching.
- the step of forming the high resistivity layer 44 may include ion implantation of doping impurities.
- An interface layer 43 may also be formed on the high resistivity layer (step 1206 ), such as by forming a single crystal material which is substantially lattice matched to the substrate 45 .
- an alternative method for fabricating a device comprises the steps of: providing a silicon substrate 45 ; heavily doping a region of the silicon substrate 45 (step 1302 ); forming silicon dioxide on a surface of the region (step 1304 ); heating the silicon substrate to a temperature below the sublimation temperature of the silicon dioxide (step 1306 ); exposing the surface of the region to a beam of alkaline earth metal (step 1308 ); depositing a high dielectric constant material 42 (step 1310 ); and forming an electrode 41 on the region (step 1312 ).
- the surface of the region is exposed to beams of alkaline earth metal and oxygen; depositing a high dielectric constant material 42 ; and forming an electrode 41 on the region.
- the silicon substrate 45 is preferably maintained through all the steps at a temperature below 850° C., and the step of heating the silicon substrate to a temperature below the sublimation temperature of the silicon dioxide is suitably accomplished by heating the silicon substrate to a temperature between 700° C. and 800° C.
- the step of exposing the surface of the doped region to a beam of alkaline earth metal or beams of alkaline earth metal and oxygen may be performed at a reduced pressure, for example in the range of 10 ⁇ 7 to 10 ⁇ 10 Torr. Surface structures during these steps may be monitored with RHEED techniques.
- Various aspects of the present invention may be applied to integrated circuits of multiple devices, including capacitors in integrated circuits. Additionally, monocrystalline dielectric layers may be deposited on substrates commonly used in the semiconductor industry such that capacitors or WCs may be integrated with other elements of integrated circuits such as transistors. This allows for the integration of an RF front-end module on a single chip.
- the substrate is silicon but could also be chosen from the group III-V semiconductors.
- an integrated circuit suitably includes a voltage-variable capacitor (VVC) 25 and another device 27 , such as a MOS transistor.
- VVC voltage-variable capacitor
- MOS transistor MOS transistor
- the WC 25 includes a heavily doped (n+) region 46 in the semiconductor substrate 45 .
- the VVC 25 suitably includes a high-resistivity layer 44 that covers the doped region 46 .
- Doped region 46 may be electrically attached to connection 36 by means of an n+ doped region 50 so that voltage may be applied across capacitor 25 via connections 31 , 36 .
- the VVC 25 further suitably includes an interface layer 43 to assist in the proper formation of the dielectric layer 42 in the desired orientation.
- Other doped regions 48 may also be included in the substrate 45 to provide other devices 27 .
- device 27 may be a field effect transistor, including a gate insulator 51 , a gate electrode 52 , a gate terminal 54 , a source/drain implant region 53 , and source and drain electrodes 55 , 56 .
- the fabrication of such field effect transistors on a substrate may be performed in any suitable manner, such as according to conventional fabrication techniques.
- Other devices 27 also suitably comprise other semiconductor components that may be formed within or placed on the other doped regions similar to doped region 48 of semiconductor substrate 45 to form other devices 27 .
- the other semiconductor devices 27 and other semiconductor components may be connected to VVC 25 to form integrated circuits.
- Such a voltage variable capacitor may be utilized, for example, in an integrated circuit that tunes a frequency dependent portion of a radio circuit.
- the VVC can be coupled to another capacitor in an oscillator. By varying the voltage on the VVC, the capacitance changes, thus shifting the frequency of the oscillator.
- the voltage to the capacitor can be changed under control of a transistor that is fabricated upon the same substrate as the VVC.
- a semiconductor device may include a capacitor array 26 comprising a plurality of capacitors 24 .
- the capacitors 24 in capacitor array 26 may have different size electrodes 41 resulting in different capacitances. Further, the capacitors 24 in capacitor array 26 may be connected or unconnected to each other to provide desired characteristics.
- the substrate 45 may include a heavily doped (n+) region 46 shared by multiple components.
- the capacitor array 26 may include the interface layer 43 to assist in the proper formation of the subsequent dielectric layer 42 in the proper orientation, which may also be shared by multiple capacitors 24 .
- Other layers such as a high-resistivity layer (not shown), may be shared among one or more capacitors as well.
- the shared doped region 46 is suitably electrically coupled to the connection 36 .
- the capacitors in capacitor array 26 share a common connection 36 , but each has its own electrode connection 31 .
- FIG. 15 shows a capacitance versus voltage plot and FIG. 16 shows a leakage current versus voltage plot for a voltage variable capacitor constructed in accordance with various aspects of the present invention.
- the capacitor includes a high-resistivity layer 44 such as is described in FIG. 7.
- the thickness of the strontium titanate insulating layer is 1000 angstroms.
- the silicon substrate is heavily n+ doped, with a light n doped epitaxial high resistivity layer.
- the resulting capacitance is 0.65 uF/cm2, which is more than twice that of conventional voltage variable capacitors made from amorphous or polycrystalline zirconium titanate.
- the leakage current is 3E-4 mA/cm2 compared to leakage currents of about 0.5 mA/cm2 for conventional VVCs.
- the substantially reduced leakage is a result of the substantially single crystal dielectric which is lattice matched to the substrate, resulting in a substantially continuous crystal structure with substantially no dangling bonds, dislocations, grain boundaries, and the like.
- a variety of semiconductor devices may be fabricated in or use that film at a low cost compared to the cost of fabricating such devices beginning with a bulk wafer of semiconductor material or in an epitaxial film of such material on a bulk wafer of semiconductor material.
- a thin film of high quality monocrystalline material may be realized beginning with a bulk wafer such as a silicon wafer, such that an integrated device structure could be achieved that takes advantage of the properties of both the silicon and the high quality monocrystalline material.
- a capacitor such as a voltage variable capacitor, may be created using the properties of the monocrystalline material in the insulator of the capacitor.
- the insulator comprises a substantially monocrystalline material having a relatively high dielectric constant.
- the semiconductor apparatus may further include a supplemental layer having a depletion zone, suitably comprised of a high-resistivity material, for forming a voltage-variable capacitor.
- a supplemental layer having a depletion zone suitably comprised of a high-resistivity material, for forming a voltage-variable capacitor.
- the various layers are suitably lattice matched.
- the apparatus may include one or more interface layers to facilitate lattice matching of the various layers.
Abstract
Description
- The invention relates generally to semiconductor devices, methods, and systems.
- Semiconductor devices typically comprise multiple layers of conductive, insulative, and semiconductive layers. Crystalline materials, such as silicon, are often employed to serve various functions, especially in the semiconductor and insulator materials. Various properties of such layers tend to improve with the crystallinity of the layer. For example, electron charge displacement and electron energy recoverability of an insulative layer improve as the crystallinity of the layer increases. The amount of charge that can be stored is a function of the dielectric constant of the insulative layer. Further, improved insulative properties tend to reduce the power consumption and size of various components, such as capacitors.
- For example, a capacitor generally comprises two conductive elements separated by a dielectric layer. Single-crystal materials exhibit excellent insulative properties, but efforts to construct capacitors with single-crystal dielectric layers have not been particularly successful. These attempts have generally been unsuccessful, at least in part, because lattice mismatches between the host crystal and the grown crystal cause the resulting layer to be of low crystalline quality. Such efforts commonly result in polycrystalline dielectric materials, and the insulating properties of such materials are compromised by defects and grain boundaries. Defects and grain boundaries tend to allow greater leakage current through the dielectric layer, degrading the effectiveness of the insulator. Consequently, conventional devices typically include additional protection layers to prevent the inclusion of foreign materials, defects, and grain boundaries.
- To reduce the leakage current, many capacitors include additional dielectric layers, typically formed from amorphous materials, such as amorphous zirconium titanate. Adding layers, however, requires additional processing steps and materials.
- Further, the properties of such layers are more difficult to control than crystalline materials.
- A semiconductor method and apparatus according to various aspects of the present invention may include a capacitor having a substantially monocrystalline material exhibiting a relatively high dielectric constant. The semiconductor apparatus and method may further include a supplemental layer having a depletion zone, suitably comprised of a high-resistivity material. To facilitate the growth of the insulator and/or other layers, the various layers are suitably lattice matched. Further, the apparatus may include one or more interface layers to facilitate lattice matching of the various layers.
- The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:
- FIG. 1 illustrates a cross-section of a semiconductor apparatus according to various aspects of the present invention having a substantially monocrystalline dielectric layer;
- FIGS. 2, 3,4, and 5 illustrate schematically, in cross section, device structures in various stages of layer preparation;
- FIG. 6 illustrates a cross-section of a semiconductor apparatus having an interface layer;
- FIG. 7 illustrates a cross-section of a semiconductor apparatus having a supplemental layer for forming a depletion zone;
- FIG. 8 illustrates a cross-section of a semiconductor apparatus having a supplemental layer for forming a depletion zone and an interface layer;
- FIG. 9 illustrates, in two dimensions, the lattice structures of the (100) surfaces of a substrate, a high-resistivity layer, and a dielectric layer;
- FIG. 10 illustrates lattice structures for a substrate, a high-resistivity layer, an interface layer, and a dielectric layer;
- FIG. 11 illustrates a cross-section of a semiconductor apparatus having multiple devices;
- FIG. 12 illustrates a cross-section of a semiconductor apparatus having multiple capacitors;
- FIG. 13 is a flow diagram illustrating a method for fabricating a semiconductor apparatus according to various aspects of the present invention;
- FIG. 14 is a flow diagram of an alternative method for fabricating a semiconductor apparatus; and
- FIGS. 15 and 16 are performance plots for a voltage variable capacitor constructed in accordance with various aspects of the present invention.
- Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.
- The subject matter of the present invention is particularly suited for use in connection with semiconductor devices, such as semiconductor capacitors. As a result, the preferred exemplary embodiment of the present invention is described in that context. It should be recognized, however, that such description is not intended as a limitation on the use or applicability of the present invention, but is instead provided merely to enable a full and complete description of a preferred embodiment. Various aspects of the present invention may be applied to a variety of semiconductor devices, such as insulators for devices like insulated gate transistors or other components using high dielectric materials.
- A system according to various aspects of the present invention may include one or more semiconductor devices. In the present embodiment, the semiconductor devices include capacitors. Generally, capacitors comprise two conductive elements, such as substantially conductive or semiconductive materials, separated by an electrical insulator. A system according to various aspects of the present invention may include a semiconductor device having a voltage variable capacitor, also known as a varactor, variable capacitance diode, or varacap, which suitably comprises a semiconductor device characterized by voltage sensitive capacitance that resides in the space-charge region at the surface of a semiconductor bounded by an insulating layer. To form a high performance voltage variable capacitor, a dielectric film, suitably having a sufficiently thin cross section and adequate integrity, may be provided on the semiconductor.
- Referring to FIG. 1, a semiconductor device according to various aspects of the present invention includes a
capacitor 23. Thecapacitor 23 suitably comprises a first conductive element, such as asemiconductor substrate 45, and adielectric layer 42 having a relatively high dielectric constant formed on top of thesemiconductor substrate 45 as the insulator. A second conductive element, such as atop electrode 41, is formed on thedielectric layer 42. - The first conductive element may be comprised of any appropriate materials, for example silicon or gallium arsenide. The
substrate 45, for example, may be conventionally doped, such as with n+doping, or comprise multiple materials to achieve desired electrical properties. Further, thesubstrate 45 may be uniformly doped, or may have areas of greater concentration of dopants to achieve any appropriate electrical characteristics. Similarly, the second conductive element comprises any suitable material, such as a highly conductive material for a capacitor. In the present embodiment, theelectrode 41 comprises a conductive metal such as platinum, copper, gold, silver, or aluminum, or may comprise other conductive or semiconductive materials, such as polysilicon or a conductive oxide. Theelectrode 41 is electrically coupled to anelectrode connection 31 and thesubstrate 45 is electrically coupled to asubstrate connection 35. - The
dielectric layer 42 separates thesubstrate 45 andelectrode 41. Thedielectric layer 42 comprises any suitable material for inhibiting current between thesubstrate 45 and theelectrode 41, such as an alkaline earth metal oxide. In the present embodiment, thedielectric layer 42 comprises a substantially monocrystalline film of any suitable material.Dielectric layer 42 may be, in various embodiments, a monocrystalline oxide or nitride material selected for its crystalline compatibility with the underlying substrate and with the overlying material layer, as well as its insulating properties. For example, the material may be an oxide or nitride having a lattice structure closely matched to the substrate. - In accordance with various aspects of the present invention,
dielectric layer 42 comprises a substantially monocrystalline film of strontium titanate. Monocrystalline films of dielectric materials typically exhibit higher dielectric constants than amorphous or polycrystalline films of the same material. In alternative embodiments, thedielectric layer 42 is formed from any appropriate substantially monocrystalline material having various desired properties, such as resistivity, heat resistance, lattice coefficients, and the like. For example, thedielectric layer 42 may comprise a metal oxide compound, such as barium, strontium, titanium, zirconium, lanthanum, or aluminum, or a combination of one or more of these metals and/or other materials. Strontium titanate (SrTiO3), for example, has a dielectric constant of over 200 in monocrystalline form. Other suitable materials fordielectric layer 42 include BaTiO3, LaAlO3, SrZrO3, BaZrO3 and MgO. Materials that may be suitable for the dielectric layer include, but are not limited to, metal oxides such as alkaline earth metal titanates, alkaline earth metal zirconates, alkaline earth metal hafnates, alkaline earth metal tantalates, alkaline earth metal niobates, alkaline earth metal vanadates, alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, gadolinium oxide, and/or alkaline earth oxides. Additionally, various nitrides such as gallium nitride, aluminum nitride, and boron nitride may also be used for thedielectric layer 42. Generally, these materials are metal oxides or metal nitrides, and more particularly, these metal oxide or nitrides typically include one or two different metallic elements. In some applications, the metal oxides or nitrides may include three or more different metallic elements. - The
dielectric layer 42 may be formed according to any suitable technique, such as molecular beam epitaxy, vapor phase epitaxy, pulsed laser deposition, sputtering, evaporation, chemical vapor deposition, ion beam, plasma, sol-gel, or solution chemistry processes. Various suitable processes for forming thedielectric layer 42, for example, are described in U.S. Pat. No. 6,022,410, issued Feb. 8, 2000, to Yu, et al.; U.S. Pat. No. 6,113,690, issued Sep. 5, 2000, to Yu, et al.; U.S. Pat. No. 6,224,669, issued May 1, 2001, to Yu, et al.; and U.S. Pat. No. 6,241,821, issued Jun. 5, 2001, to Yu, et al. For example, referring to FIG. 2, anative oxide 11 may exist on the surface of thesubstrate 45 from exposure to ambient air. The native oxide typically has a thickness in the range of 10 to 30 Å. Thenative oxide layer 11 is suitably removed to provide an ordered crystalline surface on thesubstrate 45 for nucleation of thedielectric layer 42. Thicker native oxide layers tend to require longer exposure to the selected conversion material. To remove the native oxide and expose the monocrystalline surface on thesubstrate 45, thesilicon substrate 45 and amorphousnative oxide layer 11 are heated to a temperature below the sublimation temperature of thenative oxide layer 11. Generally, the native oxide sublimes at a temperature in excess of 850° C., so thatsilicon substrate 45 is heated, preferably, to a temperature in a range of about 700° C. to 800° C. at reduced pressure, such as in the range of approximately 10−9 to 10−10 Torr. - The surface of the
silicon substrate 45 having thenative oxide layer 11 is suitably exposed to a beam of a conversion material 14 (FIG. 3) for removing the native oxide layer and forming a template layer for thedielectric layer 42, such as an alkaline earth metal or a combination of an alkaline earth metal and oxygen. For example, theconversion material 14 may comprise barium, strontium, or a combination of the two that is generated by resistively heating effusion cells or from e-beam evaporation sources. - In the present exemplary embodiment,
silicon substrate 45 andnative oxide layer 11 are exposed to a beam of strontium. The strontium aids in desorption of thenative oxide layer 11 at lower temperatures than would otherwise be required. An amount of strontium remains on the silicon surface to form atemplate layer 12 such as may be indicated by a (2×1) reconstruction in a Reflection High Energy Electron Diffraction (RHEED) pattern. As the amorphousnative oxide layer 11 is exposed to a beam of alkaline earth metal(s), the surface is preferably monitored using RHEED techniques which can be used in situ, i.e. while performing the exposing step, for example within a growth chamber. The RHEED techniques are used to detect or sense surface crystalline structures and, in the present embodiment, change rapidly from diffuse background for the amorphous silicon oxide to strong and sharp streaks upon the completion of the native oxide desorption process. Once a specific manufacturing process is provided and followed, however, it may not be necessary or desirable to perform the RHEED techniques on every substrate. - The cleaned silicon substrate is then lowered to between 200° C. and 600° C. A SrTiO3 layer 42 may then be deposited on the
template layer 12 by exposing it to a beam of strontium, titanium and oxygen. Referring to FIG. 4, a high dielectriccrystalline material 42 is deposited on thetemplate layer 12. By controlling the partial pressure of oxygen during the growth of thecrystalline material 42, an optionalamorphous interface layer 16 can be formed between the silicon substrate 10 and the dielectric 42 as shown in FIG. 5. Theamorphous interface layer 16 is formed by oxygen diffusing through the dielectric 42 and reacting with the surface of thesilicon substrate 45. Even though theamorphous interface layer 16 is formed at the interface between thesilicon substrate 45 and thedielectric layer 42, the dielectric layer still remains single crystalline. The formation of theamorphous interface layer 16 can consume a portion of the silicon surface, or thetemplate layer 12, or a portion of thecrystalline material 42. - To facilitate or enhance the growth of other layers, a semiconductor system in accordance with various aspects of the present invention may also include one or more interface layers. Interface layers may be formed between some or all of the various layers, and suitably comprise additional layers of crystalline materials. For example, referring to FIG. 6, an alternative embodiment of a
capacitor 24 includes aninterface layer 43 formed between thesemiconductor substrate 45 and thedielectric layer 42. Theinterface layer 43 may be formed in any suitable manner, for example in the same manner as thedielectric layer 42. In the present embodiment, theinterface layer 43 suitably comprises a monocrystalline material, suitably a different material than used to form thesubstrate 45 and thedielectric layer 42. Theinterface layer 43 assists in the proper formation of the subsequent dielectric layer, suitably acting as a template layer for subsequent growth of thedielectric layer 42. - In semiconductor devices according to various aspects of the present invention, the crystalline structures of a first layer such as a high-resistivity layer44 (described below) or
semiconductor substrate 45, a second layer such as thedielectric layer 42, and in some embodiments a third layer, such as theinterface layer 43, may be substantially matched. For example, theinterface layer 43 may be substantially lattice matched to thesubstrate 45 and thedielectric layer 42. Theinterface layer 43 suitably has a lattice constant slightly higher than that of thesubstrate 45 and slightly lower than that of thedielectric layer 42, or is suitably oriented at an angle to the lattice of the substrate to assist in obtaining a desired orientation of thedielectric layer 42. - Referring to FIGS. 9 and 10, in an embodiment having the
dielectric layer 42 directly atop thesemiconductor substrate 45 or a high-resistivity layer 44 (e.g. as shown in FIGS. 1 and 7, respectively), thesemiconductor substrate 45 and the high-resistivity layer 44 are comprised of silicon having a lattice constant of 5.43 angstroms, anddielectric layer 42 is comprised of strontium titanate (SrTiO3) having a lattice constant of 3.9 angstroms. For the strontium titanate film ofdielectric layer 42 to match the silicon lattice ofsubstrate 45 or high-resistivity layer 44, the crystalline structure ofdielectric layer 42 may be rotated at an angle, such as 45 degrees, relative to the silicon lattice of the high-resistivity layer 44 orsemiconductor substrate 45 normal to the (100) growth direction. For example, suitable materials and techniques for orienting a layer with respect to another are described in U.S. Pat. No. 6,241,821, issued to Jun. 5, 2001 to Yu, et al., and U.S. Pat. No. 6,248,459, issued Jun. 19, 2001, to Wang, et al. At an angle of 45 degrees, the relative lattice constant of strontium titanate (3.90 angstroms×1.414=5.51 angstroms), is comparable to the lattice constant of silicon (5.43 angstroms). In one embodiment, the lattice constants of the respective layers are within about 2%. - In an alternative embodiment including an interface layer43 (e.g. as shown in FIGS. 6 and 8), the
interface layer 43, suitably comprising strontium silicate (in which silicon, strontium, and oxygen atoms are bonded to form a (2×1) structure), strontium oxide, or other appropriate material, promotes the growth of the strontiumtitanate dielectric layer 42 in a 45-degree rotation with respect to the silicon high-resistivity layer 44 orsubstrate semiconductor substrate 45.Interface layer 43 may be as thin as a single layer of atoms. - A capacitor according to various aspects of the present invention may also be configured to include a supplemental layer for forming a depletion zone while the capacitor is operating. For example, referring to FIG. 7, a voltage-variable capacitor (VVC)21 may include a supplemental layer, suitably comprising an epitaxial layer of high-
resistivity semiconductor material 44, such as lightly doped single-crystal silicon, formed into thesubstrate 45 or positioned atop thesubstrate 45. Alternatively, the supplemental layer may be formed in conjunction with an interface layer 43 (FIG. 8) to facilitate the growth of thedielectric layer 42 over the supplemental layer. - The supplemental layer may serve as an area for a depletion zone47 (often referred to as a barrier layer, a blocking layer, or a space-charged layer) to form, which facilitates a voltage-variable characteristic for the
VVC 21. Thedepletion zone 47 is a transient layer formed when a bias voltage is applied to the capacitor. Thedepletion zone 47 may change or disappear when the applied voltage field is varied or removed. -
Depletion zone 47 is a region of net space-charge in a semiconductor in which the density of mobile charge elements tends to be significantly less than the density of ionized impurity atoms. The mobile carrier charge density is insufficient to neutralize the fixed charge density of donors and acceptors. - High-
resistivity layer 44 may be formed or deposited in any suitable manner, such as by epitaxially growing thelayer 44 on thesemiconductor substrate 45, counter-doping thesubstrate 45, conventional photolithography and etching, or ion implantation. In the present embodiment, the high-resistivity layer 44 is preferably less heavily doped (n−) than heavily doped (n+)semiconductor substrate 45, and has a higher resistivity thansemiconductor substrate 45. The thickness of the high-resistivity layer 44 may be chosen to be equal to or slightly greater than a maximum depletion width to minimize the series resistance ofVVC 22 while maximizing the capacitance change. A lower doping level of high-resistivity layer 44 facilitates faster formation of thedepletion zone 47. The physical thickness of the high-resistivity layer 44 provides a limitation on the maximum thickness of thedepletion zone 47, thus providing a controlled maximum value to the variable capacitance. - In operation, a voltage is typically applied across
VVC 21 by applying the voltage acrossconnections VVC 21 is controlled by adjusting the voltage applied across theconnections connections depletion zone 47 forms which extends for a selected distance into the high-resistivity layer 44. Thedepletion zone 47 behaves as a variable capacitance electrically in series with the constant capacitance formed by theelectrode 41 and thesubstrate 45. The two capacitances create a net capacitance effect that is affected by the width of thedepletion zone 47. The bias voltage applied acrossconnections depletion zone 47. - A semiconductor device according to various aspects of the present invention may be fabricated in any suitable manner to achieve the desired characteristics of the device and form the desired layers. For example, referring to FIG. 13, a semiconductor device may be formed by doping the substrate45 (step 1202), such as a silicon substrate; depositing the single-
crystal dielectric layer 42 on the substrate 45 (step 1208), thedielectric layer 42 having a lattice constant substantially matching that of thesemiconductor substrate 45; and forming anelectrode 41 on the dielectric layer 42 (step 1210). The step of doping thesubstrate 45 may comprise n+ doping thesubstrate 45. - The process may further include a step of forming an
interface layer 43 between thesubstrate 45 and the dielectric layer 42 (step 1206). - The fabrication process may further include a step of forming the
high resistivity layer 44 on the substrate 45 (step 1204). The high resistivity layer 44 (as well as the other layers of the device) is suitably epitaxially grown silicon and lightly n doped, which may then be selectively removed using conventional photolithography and etching. In another embodiment, the step of forming thehigh resistivity layer 44 may include ion implantation of doping impurities. Aninterface layer 43 may also be formed on the high resistivity layer (step 1206), such as by forming a single crystal material which is substantially lattice matched to thesubstrate 45. - Referring to FIG. 14, an alternative method for fabricating a device, such as a capacitor, comprises the steps of: providing a
silicon substrate 45; heavily doping a region of the silicon substrate 45 (step 1302); forming silicon dioxide on a surface of the region (step 1304); heating the silicon substrate to a temperature below the sublimation temperature of the silicon dioxide (step 1306); exposing the surface of the region to a beam of alkaline earth metal (step 1308); depositing a high dielectric constant material 42 (step 1310); and forming anelectrode 41 on the region (step 1312). In another embodiment, the surface of the region is exposed to beams of alkaline earth metal and oxygen; depositing a high dielectricconstant material 42; and forming anelectrode 41 on the region. Thesilicon substrate 45 is preferably maintained through all the steps at a temperature below 850° C., and the step of heating the silicon substrate to a temperature below the sublimation temperature of the silicon dioxide is suitably accomplished by heating the silicon substrate to a temperature between 700° C. and 800° C. In addition, the step of exposing the surface of the doped region to a beam of alkaline earth metal or beams of alkaline earth metal and oxygen may be performed at a reduced pressure, for example in the range of 10−7 to 10−10 Torr. Surface structures during these steps may be monitored with RHEED techniques. - Various aspects of the present invention may be applied to integrated circuits of multiple devices, including capacitors in integrated circuits. Additionally, monocrystalline dielectric layers may be deposited on substrates commonly used in the semiconductor industry such that capacitors or WCs may be integrated with other elements of integrated circuits such as transistors. This allows for the integration of an RF front-end module on a single chip. In this embodiment, the substrate is silicon but could also be chosen from the group III-V semiconductors.
- For example, referring to FIG. 11, an integrated circuit suitably includes a voltage-variable capacitor (VVC)25 and another
device 27, such as a MOS transistor. - The
WC 25 according to the present embodiment includes a heavily doped (n+)region 46 in thesemiconductor substrate 45. TheVVC 25 suitably includes a high-resistivity layer 44 that covers the dopedregion 46.Doped region 46 may be electrically attached toconnection 36 by means of an n+ doped region 50 so that voltage may be applied acrosscapacitor 25 viaconnections VVC 25 further suitably includes aninterface layer 43 to assist in the proper formation of thedielectric layer 42 in the desired orientation. - Other
doped regions 48 may also be included in thesubstrate 45 to provideother devices 27. For example,device 27 may be a field effect transistor, including agate insulator 51, agate electrode 52, agate terminal 54, a source/drain implant region 53, and source and drainelectrodes Other devices 27 also suitably comprise other semiconductor components that may be formed within or placed on the other doped regions similar to dopedregion 48 ofsemiconductor substrate 45 to formother devices 27. Theother semiconductor devices 27 and other semiconductor components may be connected toVVC 25 to form integrated circuits. Such a voltage variable capacitor may be utilized, for example, in an integrated circuit that tunes a frequency dependent portion of a radio circuit. For example, the VVC can be coupled to another capacitor in an oscillator. By varying the voltage on the VVC, the capacitance changes, thus shifting the frequency of the oscillator. The voltage to the capacitor can be changed under control of a transistor that is fabricated upon the same substrate as the VVC. - Referring to FIG. 12, in another embodiment according to various aspects of the present invention, a semiconductor device may include a
capacitor array 26 comprising a plurality ofcapacitors 24. Thecapacitors 24 incapacitor array 26 may havedifferent size electrodes 41 resulting in different capacitances. Further, thecapacitors 24 incapacitor array 26 may be connected or unconnected to each other to provide desired characteristics. - The
substrate 45 may include a heavily doped (n+)region 46 shared by multiple components. In addition, thecapacitor array 26 may include theinterface layer 43 to assist in the proper formation of thesubsequent dielectric layer 42 in the proper orientation, which may also be shared bymultiple capacitors 24. Other layers, such as a high-resistivity layer (not shown), may be shared among one or more capacitors as well. The shared dopedregion 46 is suitably electrically coupled to theconnection 36. Thus, the capacitors incapacitor array 26 share acommon connection 36, but each has itsown electrode connection 31. - FIG. 15 shows a capacitance versus voltage plot and FIG. 16 shows a leakage current versus voltage plot for a voltage variable capacitor constructed in accordance with various aspects of the present invention. The capacitor includes a high-
resistivity layer 44 such as is described in FIG. 7. The thickness of the strontium titanate insulating layer is 1000 angstroms. The silicon substrate is heavily n+ doped, with a light n doped epitaxial high resistivity layer. The resulting capacitance is 0.65 uF/cm2, which is more than twice that of conventional voltage variable capacitors made from amorphous or polycrystalline zirconium titanate. The leakage current is 3E-4 mA/cm2 compared to leakage currents of about 0.5 mA/cm2 for conventional VVCs. The substantially reduced leakage is a result of the substantially single crystal dielectric which is lattice matched to the substrate, resulting in a substantially continuous crystal structure with substantially no dangling bonds, dislocations, grain boundaries, and the like. - Using high quality monocrystalline material, a variety of semiconductor devices may be fabricated in or use that film at a low cost compared to the cost of fabricating such devices beginning with a bulk wafer of semiconductor material or in an epitaxial film of such material on a bulk wafer of semiconductor material. In addition, a thin film of high quality monocrystalline material may be realized beginning with a bulk wafer such as a silicon wafer, such that an integrated device structure could be achieved that takes advantage of the properties of both the silicon and the high quality monocrystalline material. A capacitor, such as a voltage variable capacitor, may be created using the properties of the monocrystalline material in the insulator of the capacitor. The insulator comprises a substantially monocrystalline material having a relatively high dielectric constant. The semiconductor apparatus may further include a supplemental layer having a depletion zone, suitably comprised of a high-resistivity material, for forming a voltage-variable capacitor. To facilitate the growth of the insulator and/or other layers, the various layers are suitably lattice matched. Further, the apparatus may include one or more interface layers to facilitate lattice matching of the various layers.
- Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential features or elements of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
- In the foregoing specification, the invention has been described with reference to specific embodiments. However, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.
Claims (53)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/978,096 US20030071327A1 (en) | 2001-10-17 | 2001-10-17 | Method and apparatus utilizing monocrystalline insulator |
US10/861,467 US7342276B2 (en) | 2001-10-17 | 2004-06-07 | Method and apparatus utilizing monocrystalline insulator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/978,096 US20030071327A1 (en) | 2001-10-17 | 2001-10-17 | Method and apparatus utilizing monocrystalline insulator |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/861,467 Continuation US7342276B2 (en) | 2001-10-17 | 2004-06-07 | Method and apparatus utilizing monocrystalline insulator |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030071327A1 true US20030071327A1 (en) | 2003-04-17 |
Family
ID=25525780
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/978,096 Abandoned US20030071327A1 (en) | 2001-10-17 | 2001-10-17 | Method and apparatus utilizing monocrystalline insulator |
US10/861,467 Expired - Lifetime US7342276B2 (en) | 2001-10-17 | 2004-06-07 | Method and apparatus utilizing monocrystalline insulator |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/861,467 Expired - Lifetime US7342276B2 (en) | 2001-10-17 | 2004-06-07 | Method and apparatus utilizing monocrystalline insulator |
Country Status (1)
Country | Link |
---|---|
US (2) | US20030071327A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050218466A1 (en) * | 2004-03-31 | 2005-10-06 | Fujitsu Limited | Thin-film lamination, and actuator device, filter device, ferroelectric memory, and optical deflection device employing the thin -film lamination |
US20060060131A1 (en) * | 2003-12-29 | 2006-03-23 | Translucent, Inc. | Method of forming a rare-earth dielectric layer |
US20080286949A1 (en) * | 2003-12-29 | 2008-11-20 | Translucent Photonics, Inc. | Method of Forming a Rare-Earth Dielectric Layer |
US20170345646A1 (en) * | 2016-05-27 | 2017-11-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Single-crystal rare earth oxide grown on iii-v compound |
EP4020607A1 (en) * | 2020-12-23 | 2022-06-29 | Intel Corporation | Metal insulator metal (mim) capacitor |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7115938B2 (en) * | 2004-04-21 | 2006-10-03 | Vanguard International Semiconductor Corporation | Non-volatile memory cell and method of forming the same |
WO2007025062A2 (en) * | 2005-08-25 | 2007-03-01 | Wakonda Technologies, Inc. | Photovoltaic template |
US8927392B2 (en) * | 2007-11-02 | 2015-01-06 | Siva Power, Inc. | Methods for forming crystalline thin-film photovoltaic structures |
US8236603B1 (en) | 2008-09-04 | 2012-08-07 | Solexant Corp. | Polycrystalline semiconductor layers and methods for forming the same |
US8415187B2 (en) * | 2009-01-28 | 2013-04-09 | Solexant Corporation | Large-grain crystalline thin-film structures and devices and methods for forming the same |
US8299351B2 (en) * | 2009-02-24 | 2012-10-30 | Hong Kong Applied Science And Technology Research Institute Co., Ltd. | Epitaxial growth of III-V compounds on (111) silicon for solar cells |
DE102009038710B4 (en) * | 2009-08-25 | 2020-02-27 | Infineon Technologies Austria Ag | Semiconductor device |
CN102732954B (en) * | 2011-03-31 | 2015-06-10 | 北京有色金属研究总院 | Monocrystalline high-K gate dielectric material and its preparation method |
US20130334531A1 (en) * | 2012-06-15 | 2013-12-19 | Franz Jost | Systems and methods for measuring temperature and current in integrated circuit devices |
CN108538834B (en) * | 2012-06-28 | 2022-10-11 | 天工方案公司 | Bipolar transistor on high resistivity substrate |
US9048284B2 (en) | 2012-06-28 | 2015-06-02 | Skyworks Solutions, Inc. | Integrated RF front end system |
US9761700B2 (en) | 2012-06-28 | 2017-09-12 | Skyworks Solutions, Inc. | Bipolar transistor on high-resistivity substrate |
JP6649208B2 (en) * | 2016-08-29 | 2020-02-19 | 株式会社東芝 | Semiconductor device |
US20190181337A1 (en) * | 2016-09-25 | 2019-06-13 | Intel Corporation | Barriers for metal filament memory devices |
Family Cites Families (226)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3617951A (en) | 1968-11-21 | 1971-11-02 | Western Microwave Lab Inc | Broadband circulator or isolator of the strip line or microstrip type |
US3670213A (en) | 1969-05-24 | 1972-06-13 | Tokyo Shibaura Electric Co | Semiconductor photosensitive device with a rare earth oxide compound forming a rectifying junction |
US4404265A (en) | 1969-10-01 | 1983-09-13 | Rockwell International Corporation | Epitaxial composite and method of making |
FR2134290B1 (en) * | 1971-04-30 | 1977-03-18 | Texas Instruments France | |
US3766370A (en) | 1971-05-14 | 1973-10-16 | Hewlett Packard Co | Elementary floating point cordic function processor and shifter |
US3802967A (en) | 1971-08-27 | 1974-04-09 | Rca Corp | Iii-v compound on insulating substrate and its preparation and use |
US3914137A (en) | 1971-10-06 | 1975-10-21 | Motorola Inc | Method of manufacturing a light coupled monolithic circuit by selective epitaxial deposition |
US3758199A (en) | 1971-11-22 | 1973-09-11 | Sperry Rand Corp | Piezoelectrically actuated light deflector |
US3818451A (en) | 1972-03-15 | 1974-06-18 | Motorola Inc | Light-emitting and light-receiving logic array |
US4006989A (en) * | 1972-10-02 | 1977-02-08 | Raytheon Company | Laser gyroscope |
US3935031A (en) * | 1973-05-07 | 1976-01-27 | New England Institute, Inc. | Photovoltaic cell with enhanced power output |
US4084130A (en) | 1974-01-18 | 1978-04-11 | Texas Instruments Incorporated | Laser for integrated optical circuits |
US4120588A (en) | 1976-07-12 | 1978-10-17 | Erik Chaum | Multiple path configuration for a laser interferometer |
NL7710164A (en) | 1977-09-16 | 1979-03-20 | Philips Nv | METHOD OF TREATING A SINGLE CRYSTAL LINE BODY. |
US4174422A (en) | 1977-12-30 | 1979-11-13 | International Business Machines Corporation | Growing epitaxial films when the misfit between film and substrate is large |
US4284329A (en) | 1978-01-03 | 1981-08-18 | Raytheon Company | Laser gyroscope system |
US4146297A (en) * | 1978-01-16 | 1979-03-27 | Bell Telephone Laboratories, Incorporated | Tunable optical waveguide directional coupler filter |
US4174504A (en) | 1978-01-25 | 1979-11-13 | United Technologies Corporation | Apparatus and method for cavity dumping a Q-switched laser |
US4242595A (en) * | 1978-07-27 | 1980-12-30 | University Of Southern California | Tunnel diode load for ultra-fast low power switching circuits |
US4297656A (en) | 1979-03-23 | 1981-10-27 | Harris Corporation | Plural frequency oscillator employing multiple fiber-optic delay line |
FR2453423A1 (en) | 1979-04-04 | 1980-10-31 | Quantel Sa | THICK OPTICAL ELEMENT WITH VARIABLE CURVATURE |
JPS5696834A (en) | 1979-12-28 | 1981-08-05 | Mitsubishi Monsanto Chem Co | Compound semiconductor epitaxial wafer and manufacture thereof |
US4424589A (en) * | 1980-04-11 | 1984-01-03 | Coulter Systems Corporation | Flat bed scanner system and method |
US4452720A (en) | 1980-06-04 | 1984-06-05 | Teijin Limited | Fluorescent composition having the ability to change wavelengths of light, shaped article of said composition as a light wavelength converting element and device for converting optical energy to electrical energy using said element |
US4289920A (en) | 1980-06-23 | 1981-09-15 | International Business Machines Corporation | Multiple bandgap solar cell on transparent substrate |
EP0051488B1 (en) | 1980-11-06 | 1985-01-30 | Kabushiki Kaisha Toshiba | Method for manufacturing a semiconductor device |
US4442590A (en) | 1980-11-17 | 1984-04-17 | Ball Corporation | Monolithic microwave integrated circuit with integral array antenna |
US4392297A (en) | 1980-11-20 | 1983-07-12 | Spire Corporation | Process of making thin film high efficiency solar cells |
GB2096785B (en) | 1981-04-09 | 1984-10-10 | Standard Telephones Cables Ltd | Integrated optic device |
JPS57177583A (en) | 1981-04-14 | 1982-11-01 | Int Standard Electric Corp | Holl effect device |
JPS57176785A (en) * | 1981-04-22 | 1982-10-30 | Hitachi Ltd | Semiconductor laser device |
GB2115996B (en) | 1981-11-02 | 1985-03-20 | Kramer Kane N | Portable data processing and storage system |
US4439014A (en) * | 1981-11-13 | 1984-03-27 | Mcdonnell Douglas Corporation | Low voltage electro-optic modulator |
US4626878A (en) | 1981-12-11 | 1986-12-02 | Sanyo Electric Co., Ltd. | Semiconductor optical logical device |
US4525871A (en) | 1982-02-03 | 1985-06-25 | Massachusetts Institute Of Technology | High speed optoelectronic mixer |
US4482422A (en) | 1982-02-26 | 1984-11-13 | Rca Corporation | Method for growing a low defect monocrystalline layer on a mask |
JPS58158944A (en) | 1982-03-16 | 1983-09-21 | Futaba Corp | Semiconductor device |
US4484332A (en) | 1982-06-02 | 1984-11-20 | The United States Of America As Represented By The Secretary Of The Air Force | Multiple double heterojunction buried laser device |
US4482906A (en) | 1982-06-30 | 1984-11-13 | International Business Machines Corporation | Gallium aluminum arsenide integrated circuit structure using germanium |
US4594000A (en) | 1983-04-04 | 1986-06-10 | Ball Corporation | Method and apparatus for optically measuring distance and velocity |
US4756007A (en) | 1984-03-08 | 1988-07-05 | Codex Corporation | Adaptive communication rate modem |
US4629821A (en) * | 1984-08-16 | 1986-12-16 | Polaroid Corporation | Photovoltaic cell |
JPH069334B2 (en) | 1984-09-03 | 1994-02-02 | 株式会社東芝 | Optical / electrical integrated device |
US4773063A (en) | 1984-11-13 | 1988-09-20 | University Of Delaware | Optical wavelength division multiplexing/demultiplexing system |
US4661176A (en) | 1985-02-27 | 1987-04-28 | The United States Of America As Represented By The Secretary Of The Air Force | Process for improving the quality of epitaxial silicon films grown on insulating substrates utilizing oxygen ion conductor substrates |
US4748485A (en) | 1985-03-21 | 1988-05-31 | Hughes Aircraft Company | Opposed dual-gate hybrid structure for three-dimensional integrated circuits |
JPS61255074A (en) | 1985-05-08 | 1986-11-12 | Mitsubishi Electric Corp | Photoelectric conversion semiconductor device |
US4846926A (en) | 1985-08-26 | 1989-07-11 | Ford Aerospace & Communications Corporation | HcCdTe epitaxially grown on crystalline support |
DE3676019D1 (en) | 1985-09-03 | 1991-01-17 | Daido Steel Co Ltd | EPITACTIC GALLIUM ARSENIDE SEMICONDUCTOR DISC AND METHOD FOR THEIR PRODUCTION. |
JPS6263828A (en) | 1985-09-06 | 1987-03-20 | Yokogawa Electric Corp | Vibration type transducer and its manufacture |
US4695120A (en) | 1985-09-26 | 1987-09-22 | The United States Of America As Represented By The Secretary Of The Army | Optic-coupled integrated circuits |
JPS62119196A (en) | 1985-11-18 | 1987-05-30 | Univ Nagoya | Method for growing compound semiconductor |
US4872046A (en) | 1986-01-24 | 1989-10-03 | University Of Illinois | Heterojunction semiconductor device with <001> tilt |
FR2595509B1 (en) * | 1986-03-07 | 1988-05-13 | Thomson Csf | COMPONENT IN SEMICONDUCTOR MATERIAL EPITAXIA ON A SUBSTRATE WITH DIFFERENT MESH PARAMETER AND APPLICATION TO VARIOUS SEMICONDUCTOR COMPONENTS |
US4804866A (en) | 1986-03-24 | 1989-02-14 | Matsushita Electric Works, Ltd. | Solid state relay |
US4777613A (en) | 1986-04-01 | 1988-10-11 | Motorola Inc. | Floating point numeric data processor |
US4901133A (en) * | 1986-04-02 | 1990-02-13 | Texas Instruments Incorporated | Multilayer semi-insulating film for hermetic wafer passivation and method for making same |
US4774205A (en) | 1986-06-13 | 1988-09-27 | Massachusetts Institute Of Technology | Monolithic integration of silicon and gallium arsenide devices |
US4891091A (en) * | 1986-07-14 | 1990-01-02 | Gte Laboratories Incorporated | Method of epitaxially growing compound semiconductor materials |
US4866489A (en) | 1986-07-22 | 1989-09-12 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
US4888202A (en) * | 1986-07-31 | 1989-12-19 | Nippon Telegraph And Telephone Corporation | Method of manufacturing thin compound oxide film and apparatus for manufacturing thin oxide film |
JP2516604B2 (en) | 1986-10-17 | 1996-07-24 | キヤノン株式会社 | Method for manufacturing complementary MOS integrated circuit device |
US4723321A (en) | 1986-11-07 | 1988-02-02 | American Telephone And Telegraph Company, At&T Bell Laboratories | Techniques for cross-polarization cancellation in a space diversity radio system |
JPH07120835B2 (en) | 1986-12-26 | 1995-12-20 | 松下電器産業株式会社 | Optical integrated circuit |
US4772929A (en) | 1987-01-09 | 1988-09-20 | Sprague Electric Company | Hall sensor with integrated pole pieces |
US4876208A (en) | 1987-01-30 | 1989-10-24 | Yellowstone Diagnostics Corporation | Diffraction immunoassay apparatus and method |
US4868376A (en) | 1987-05-15 | 1989-09-19 | Smartcard International Inc. | Intelligent portable interactive personal data system |
US4815084A (en) * | 1987-05-20 | 1989-03-21 | Spectra Diode Laboratories, Inc. | Semiconductor laser with integrated optical elements |
US4801184A (en) | 1987-06-15 | 1989-01-31 | Eastman Kodak Company | Integrated optical read/write head and apparatus incorporating same |
JPS6414949A (en) * | 1987-07-08 | 1989-01-19 | Nec Corp | Semiconductor device and manufacture of the same |
JPH0766922B2 (en) | 1987-07-29 | 1995-07-19 | 株式会社村田製作所 | Method for manufacturing semiconductor device |
GB8718552D0 (en) | 1987-08-05 | 1987-09-09 | British Railways Board | Track to train communications systems |
US5081062A (en) * | 1987-08-27 | 1992-01-14 | Prahalad Vasudev | Monolithic integration of silicon on insulator and gallium arsenide semiconductor technologies |
FI81926C (en) | 1987-09-29 | 1990-12-10 | Nokia Oy Ab | FOERFARANDE FOER UPPBYGGNING AV GAAS-FILMER PAO SI- OCH GAAS-SUBSTRATER. |
JPH0695554B2 (en) | 1987-10-12 | 1994-11-24 | 工業技術院長 | Method for forming single crystal magnesia spinel film |
US4885376A (en) * | 1987-10-13 | 1989-12-05 | Iowa State University Research Foundation, Inc. | New types of organometallic reagents and catalysts for asymmetric synthesis |
US4802182A (en) * | 1987-11-05 | 1989-01-31 | Xerox Corporation | Monolithic two dimensional waveguide coupled cavity laser/modulator |
US4981714A (en) * | 1987-12-14 | 1991-01-01 | Sharp Kabushiki Kaisha | Method of producing ferroelectric LiNb1-31 x Tax O3 0<x<1) thin film by activated evaporation |
US5073981A (en) * | 1988-01-22 | 1991-12-17 | At&T Bell Laboratories | Optical communication by injection-locking to a signal which modulates an optical carrier |
JPH01207920A (en) | 1988-02-16 | 1989-08-21 | Oki Electric Ind Co Ltd | Manufacture of inp semiconductor thin film |
JP2691721B2 (en) | 1988-03-04 | 1997-12-17 | 富士通株式会社 | Semiconductor thin film manufacturing method |
US4912087A (en) * | 1988-04-15 | 1990-03-27 | Ford Motor Company | Rapid thermal annealing of superconducting oxide precursor films on Si and SiO2 substrates |
US5130269A (en) * | 1988-04-27 | 1992-07-14 | Fujitsu Limited | Hetero-epitaxially grown compound semiconductor substrate and a method of growing the same |
US5063166A (en) | 1988-04-29 | 1991-11-05 | Sri International | Method of forming a low dislocation density semiconductor device |
US4910164A (en) * | 1988-07-27 | 1990-03-20 | Texas Instruments Incorporated | Method of making planarized heterostructures using selective epitaxial growth |
US4889402A (en) * | 1988-08-31 | 1989-12-26 | American Telephone And Telegraph Company, At&T Bell Laboratories | Electro-optic polarization modulation in multi-electrode waveguides |
US4963949A (en) | 1988-09-30 | 1990-10-16 | The United States Of America As Represented Of The United States Department Of Energy | Substrate structures for InP-based devices |
US4952420A (en) | 1988-10-12 | 1990-08-28 | Advanced Dielectric Technologies, Inc. | Vapor deposition patterning method |
DE68923756T2 (en) * | 1988-10-28 | 1996-03-07 | Texas Instruments Inc | Covered heat treatment. |
US5286985A (en) * | 1988-11-04 | 1994-02-15 | Texas Instruments Incorporated | Interface circuit operable to perform level shifting between a first type of device and a second type of device |
US5063081A (en) | 1988-11-14 | 1991-11-05 | I-Stat Corporation | Method of manufacturing a plurality of uniform microfabricated sensing devices having an immobilized ligand receptor |
US4965649A (en) | 1988-12-23 | 1990-10-23 | Ford Aerospace Corporation | Manufacture of monolithic infrared focal plane arrays |
US5028563A (en) | 1989-02-24 | 1991-07-02 | Laser Photonics, Inc. | Method for making low tuning rate single mode PbTe/PbEuSeTe buried heterostructure tunable diode lasers and arrays |
US4999842A (en) * | 1989-03-01 | 1991-03-12 | At&T Bell Laboratories | Quantum well vertical cavity laser |
US4990974A (en) * | 1989-03-02 | 1991-02-05 | Thunderbird Technologies, Inc. | Fermi threshold field effect transistor |
GB2230395B (en) | 1989-03-15 | 1992-09-30 | Matsushita Electric Works Ltd | Semiconductor relay circuit |
US4934777A (en) | 1989-03-21 | 1990-06-19 | Pco, Inc. | Cascaded recirculating transmission line without bending loss limitations |
US5198269A (en) * | 1989-04-24 | 1993-03-30 | Battelle Memorial Institute | Process for making sol-gel deposited ferroelectric thin films insensitive to their substrates |
US5075743A (en) * | 1989-06-06 | 1991-12-24 | Cornell Research Foundation, Inc. | Quantum well optical device on silicon |
US5067809A (en) | 1989-06-09 | 1991-11-26 | Oki Electric Industry Co., Ltd. | Opto-semiconductor device and method of fabrication of the same |
US5399898A (en) * | 1992-07-17 | 1995-03-21 | Lsi Logic Corporation | Multi-chip semiconductor arrangements using flip chip dies |
US5055445A (en) | 1989-09-25 | 1991-10-08 | Litton Systems, Inc. | Method of forming oxidic high Tc superconducting materials on substantially lattice matched monocrystalline substrates utilizing liquid phase epitaxy |
US4959702A (en) | 1989-10-05 | 1990-09-25 | Motorola, Inc. | Si-GaP-Si heterojunction bipolar transistor (HBT) on Si substrate |
JPH03150218A (en) * | 1989-11-07 | 1991-06-26 | Sumitomo Electric Ind Ltd | Production of superconductive thin film |
US5051790A (en) | 1989-12-22 | 1991-09-24 | David Sarnoff Research Center, Inc. | Optoelectronic interconnections for integrated circuits |
JPH088214B2 (en) * | 1990-01-19 | 1996-01-29 | 三菱電機株式会社 | Semiconductor device |
US5173474A (en) * | 1990-04-18 | 1992-12-22 | Xerox Corporation | Silicon substrate having an epitaxial superconducting layer thereon and method of making same |
US5018816A (en) | 1990-06-11 | 1991-05-28 | Amp Incorporated | Optical delay switch and variable delay system |
US5608046A (en) * | 1990-07-27 | 1997-03-04 | Isis Pharmaceuticals, Inc. | Conjugated 4'-desmethyl nucleoside analog compounds |
GB2250751B (en) * | 1990-08-24 | 1995-04-12 | Kawasaki Heavy Ind Ltd | Process for the production of dielectric thin films |
DE4027024A1 (en) * | 1990-08-27 | 1992-03-05 | Standard Elektrik Lorenz Ag | FIBER GYRO |
US5281834A (en) * | 1990-08-31 | 1994-01-25 | Motorola, Inc. | Non-silicon and silicon bonded structure and method of manufacture |
US5064781A (en) | 1990-08-31 | 1991-11-12 | Motorola, Inc. | Method of fabricating integrated silicon and non-silicon semiconductor devices |
US5060031A (en) | 1990-09-18 | 1991-10-22 | Motorola, Inc | Complementary heterojunction field effect transistor with an anisotype N+ ga-channel devices |
US5880452A (en) * | 1990-11-15 | 1999-03-09 | Geo Labs, Inc. | Laser based PCMCIA data collection system with automatic triggering for portable applications and method of use |
KR940005454B1 (en) * | 1991-04-03 | 1994-06-18 | 삼성전자 주식회사 | Compound semiconductor device |
US5482003A (en) * | 1991-04-10 | 1996-01-09 | Martin Marietta Energy Systems, Inc. | Process for depositing epitaxial alkaline earth oxide onto a substrate and structures prepared with the process |
SE468267B (en) * | 1991-04-10 | 1992-11-30 | Ericsson Telefon Ab L M | TERMINAL FOR A FREQUENCY PART, OPTICAL COMMUNICATION SYSTEM |
US5185589A (en) * | 1991-05-17 | 1993-02-09 | Westinghouse Electric Corp. | Microwave film bulk acoustic resonator and manifolded filter bank |
US5194397A (en) * | 1991-06-05 | 1993-03-16 | International Business Machines Corporation | Method for controlling interfacial oxide at a polycrystalline/monocrystalline silicon interface |
EP0584410A1 (en) * | 1991-07-05 | 1994-03-02 | Conductus, Inc. | Superconducting electronic structures and methods of preparing same |
US5173835A (en) * | 1991-10-15 | 1992-12-22 | Motorola, Inc. | Voltage variable capacitor |
US5283462A (en) * | 1991-11-04 | 1994-02-01 | Motorola, Inc. | Integrated distributed inductive-capacitive network |
US5397428A (en) * | 1991-12-20 | 1995-03-14 | The University Of North Carolina At Chapel Hill | Nucleation enhancement for chemical vapor deposition of diamond |
JP3250673B2 (en) * | 1992-01-31 | 2002-01-28 | キヤノン株式会社 | Semiconductor element substrate and method of manufacturing the same |
US5270298A (en) * | 1992-03-05 | 1993-12-14 | Bell Communications Research, Inc. | Cubic metal oxide thin film epitaxially grown on silicon |
WO1993022140A1 (en) * | 1992-04-23 | 1993-11-11 | Seiko Epson Corporation | Liquid jet head and production thereof |
US5326721A (en) * | 1992-05-01 | 1994-07-05 | Texas Instruments Incorporated | Method of fabricating high-dielectric constant oxides on semiconductors using a GE buffer layer |
EP0568064B1 (en) * | 1992-05-01 | 1999-07-14 | Texas Instruments Incorporated | Pb/Bi-containing high-dielectric constant oxides using a non-Pb/Bi-containing perovskite as a buffer layer |
US5528052A (en) * | 1992-07-20 | 1996-06-18 | International Business Machines Corporation | Superconductive-channel electric field-effect drive |
WO1994003931A1 (en) * | 1992-08-07 | 1994-02-17 | Asahi Kasei Kogyo Kabushiki Kaisha | Nitride based semiconductor device and manufacture thereof |
JP3286921B2 (en) * | 1992-10-09 | 2002-05-27 | 富士通株式会社 | Silicon substrate compound semiconductor device |
EP0606821A1 (en) * | 1993-01-11 | 1994-07-20 | International Business Machines Corporation | Modulated strain heterostructure light emitting devices |
JP3047656B2 (en) * | 1993-01-12 | 2000-05-29 | 株式会社村田製作所 | Method for producing InSb thin film |
US5371734A (en) * | 1993-01-29 | 1994-12-06 | Digital Ocean, Inc. | Medium access control protocol for wireless network |
US5293050A (en) * | 1993-03-25 | 1994-03-08 | International Business Machines Corporation | Semiconductor quantum dot light emitting/detecting devices |
US5456205A (en) * | 1993-06-01 | 1995-10-10 | Midwest Research Institute | System for monitoring the growth of crystalline films on stationary substrates |
US5480829A (en) * | 1993-06-25 | 1996-01-02 | Motorola, Inc. | Method of making a III-V complementary heterostructure device with compatible non-gold ohmic contacts |
US5572040A (en) * | 1993-07-12 | 1996-11-05 | Peregrine Semiconductor Corporation | High-frequency wireless communication system on a single ultrathin silicon on sapphire chip |
US5394489A (en) * | 1993-07-27 | 1995-02-28 | At&T Corp. | Wavelength division multiplexed optical communication transmitters |
JP3395318B2 (en) * | 1994-01-07 | 2003-04-14 | 住友化学工業株式会社 | Method for growing group 3-5 compound semiconductor crystal |
US5679152A (en) * | 1994-01-27 | 1997-10-21 | Advanced Technology Materials, Inc. | Method of making a single crystals Ga*N article |
US5481102A (en) * | 1994-03-31 | 1996-01-02 | Hazelrigg, Jr.; George A. | Micromechanical/microelectromechanical identification devices and methods of fabrication and encoding thereof |
US5478653A (en) * | 1994-04-04 | 1995-12-26 | Guenzer; Charles S. | Bismuth titanate as a template layer for growth of crystallographically oriented silicon |
US5883564A (en) * | 1994-04-18 | 1999-03-16 | General Motors Corporation | Magnetic field sensor having high mobility thin indium antimonide active layer on thin aluminum indium antimonide buffer layer |
US5491461A (en) * | 1994-05-09 | 1996-02-13 | General Motors Corporation | Magnetic field sensor on elemental semiconductor substrate with electric field reduction means |
US5479033A (en) * | 1994-05-27 | 1995-12-26 | Sandia Corporation | Complementary junction heterostructure field-effect transistor |
JP2643833B2 (en) * | 1994-05-30 | 1997-08-20 | 日本電気株式会社 | Semiconductor memory device and method of manufacturing the same |
DE4421007A1 (en) * | 1994-06-18 | 1995-12-21 | Philips Patentverwaltung | Electronic component and method for its production |
US5589284A (en) * | 1994-08-01 | 1996-12-31 | Texas Instruments Incorporated | Electrodes comprising conductive perovskite-seed layers for perovskite dielectrics |
US5873977A (en) * | 1994-09-02 | 1999-02-23 | Sharp Kabushiki Kaisha | Dry etching of layer structure oxides |
US5635741A (en) * | 1994-09-30 | 1997-06-03 | Texas Instruments Incorporated | Barium strontium titanate (BST) thin films by erbium donor doping |
US5479317A (en) * | 1994-10-05 | 1995-12-26 | Bell Communications Research, Inc. | Ferroelectric capacitor heterostructure and method of making same |
US5473047A (en) * | 1994-10-11 | 1995-12-05 | Motorola, Inc. | Soluble precursor to poly (cyanoterephthalydene) and method of preparation |
US5486406A (en) * | 1994-11-07 | 1996-01-23 | Motorola | Green-emitting organometallic complexes for use in light emitting devices |
KR0148596B1 (en) * | 1994-11-28 | 1998-10-15 | 양승택 | Superconducting field effect device with grain boundary channel and method for making the same |
US6521227B1 (en) * | 1999-11-18 | 2003-02-18 | Peter L. Hudson | Polynucleotides encoding prostatic growth factor and process for producing prostatic growth factor polypeptides |
US5610744A (en) * | 1995-02-16 | 1997-03-11 | Board Of Trustees Of The University Of Illinois | Optical communications and interconnection networks having opto-electronic switches and direct optical routers |
WO1996029725A1 (en) * | 1995-03-21 | 1996-09-26 | Northern Telecom Limited | Ferroelectric dielectric for integrated circuit applications at microwave frequencies |
US5606184A (en) * | 1995-05-04 | 1997-02-25 | Motorola, Inc. | Heterostructure field effect device having refractory ohmic contact directly on channel layer and method for making |
US5614739A (en) * | 1995-06-02 | 1997-03-25 | Motorola | HIGFET and method |
US5625202A (en) * | 1995-06-08 | 1997-04-29 | University Of Central Florida | Modified wurtzite structure oxide compounds as substrates for III-V nitride compound semiconductor epitaxial thin film growth |
KR100193219B1 (en) * | 1995-07-06 | 1999-06-15 | 박원훈 | Passive polarizer |
JPH0964477A (en) * | 1995-08-25 | 1997-03-07 | Toshiba Corp | Semiconductor light emitting element and its manufacture |
JPH09113767A (en) * | 1995-09-29 | 1997-05-02 | Motorola Inc | Electronic part to match optical transmission structure |
US6022963A (en) * | 1995-12-15 | 2000-02-08 | Affymetrix, Inc. | Synthesis of oligonucleotide arrays using photocleavable protecting groups |
US5861966A (en) * | 1995-12-27 | 1999-01-19 | Nynex Science & Technology, Inc. | Broad band optical fiber telecommunications network |
KR100199095B1 (en) * | 1995-12-27 | 1999-06-15 | 구본준 | Capacitor of semiconductor memory device and its fabrication method |
US5729394A (en) * | 1996-01-24 | 1998-03-17 | Hewlett-Packard Company | Multi-direction optical data port |
FR2744578B1 (en) * | 1996-02-06 | 1998-04-30 | Motorola Semiconducteurs | HIGH FREQUENCY AMPLIFIER |
JPH09270558A (en) * | 1996-03-29 | 1997-10-14 | Fuji Photo Film Co Ltd | Semiconductor laser |
TW410272B (en) * | 1996-05-07 | 2000-11-01 | Thermoscan Lnc | Enhanced protective lens cover |
US5729641A (en) * | 1996-05-30 | 1998-03-17 | Sdl, Inc. | Optical device employing edge-coupled waveguide geometry |
US5733641A (en) * | 1996-05-31 | 1998-03-31 | Xerox Corporation | Buffered substrate for semiconductor devices |
SE518132C2 (en) * | 1996-06-07 | 2002-08-27 | Ericsson Telefon Ab L M | Method and apparatus for synchronizing combined receivers and transmitters in a cellular system |
US5863326A (en) * | 1996-07-03 | 1999-01-26 | Cermet, Inc. | Pressurized skull crucible for crystal growth using the Czochralski technique |
US5858814A (en) * | 1996-07-17 | 1999-01-12 | Lucent Technologies Inc. | Hybrid chip and method therefor |
US6023082A (en) * | 1996-08-05 | 2000-02-08 | Lockheed Martin Energy Research Corporation | Strain-based control of crystal anisotropy for perovskite oxides on semiconductor-based material |
US5734672A (en) * | 1996-08-06 | 1998-03-31 | Cutting Edge Optronics, Inc. | Smart laser diode array assembly and operating method using same |
EP0917719A2 (en) * | 1996-08-12 | 1999-05-26 | Energenius, Inc. | Semiconductor supercapacitor system, method for making same and articles produced therefrom |
US5725641A (en) * | 1996-10-30 | 1998-03-10 | Macleod; Cheryl A. | Lightfast inks for ink-jet printing |
US6320238B1 (en) * | 1996-12-23 | 2001-11-20 | Agere Systems Guardian Corp. | Gate structure for integrated circuit fabrication |
US5864543A (en) * | 1997-02-24 | 1999-01-26 | At&T Wireless Services, Inc. | Transmit/receive compensation in a time division duplex system |
US5872493A (en) * | 1997-03-13 | 1999-02-16 | Nokia Mobile Phones, Ltd. | Bulk acoustic wave (BAW) filter having a top portion that includes a protective acoustic mirror |
JPH10265948A (en) * | 1997-03-25 | 1998-10-06 | Rohm Co Ltd | Substrate for semiconductor device and manufacture of the same |
US6008762A (en) * | 1997-03-31 | 1999-12-28 | Qualcomm Incorporated | Folded quarter-wave patch antenna |
EP2234142A1 (en) * | 1997-04-11 | 2010-09-29 | Nichia Corporation | Nitride semiconductor substrate |
US5857049A (en) * | 1997-05-05 | 1999-01-05 | Lucent Technologies, Inc., | Precision alignment of optoelectronic devices |
US6150239A (en) * | 1997-05-31 | 2000-11-21 | Max Planck Society | Method for the transfer of thin layers monocrystalline material onto a desirable substrate |
US5869845A (en) * | 1997-06-26 | 1999-02-09 | Texas Instruments Incorporated | Resonant tunneling memory |
US5852687A (en) * | 1997-07-09 | 1998-12-22 | Trw Inc. | Integrated optical time delay unit |
US6153454A (en) * | 1997-07-09 | 2000-11-28 | Advanced Micro Devices, Inc. | Convex device with selectively doped channel |
US6013553A (en) * | 1997-07-24 | 2000-01-11 | Texas Instruments Incorporated | Zirconium and/or hafnium oxynitride gate dielectric |
US5940691A (en) * | 1997-08-20 | 1999-08-17 | Micron Technology, Inc. | Methods of forming SOI insulator layers and methods of forming transistor devices |
US6002375A (en) * | 1997-09-02 | 1999-12-14 | Motorola, Inc. | Multi-substrate radio-frequency circuit |
AU9674498A (en) * | 1997-10-10 | 1999-05-03 | Cornell Research Foundation Inc. | Methods for growing defect-free heteroepitaxial layers |
JP3658160B2 (en) * | 1997-11-17 | 2005-06-08 | キヤノン株式会社 | Molding machine |
JP3092659B2 (en) * | 1997-12-10 | 2000-09-25 | 日本電気株式会社 | Thin film capacitor and method of manufacturing the same |
US6020222A (en) * | 1997-12-16 | 2000-02-01 | Advanced Micro Devices, Inc. | Silicon oxide insulator (SOI) semiconductor having selectively linked body |
US6011646A (en) * | 1998-02-20 | 2000-01-04 | The Regents Of The Unviersity Of California | Method to adjust multilayer film stress induced deformation of optics |
GB2334594A (en) * | 1998-02-20 | 1999-08-25 | Fujitsu Telecommunications Eur | Arrayed waveguide grating device |
US6338756B2 (en) * | 1998-06-30 | 2002-01-15 | Seh America, Inc. | In-situ post epitaxial treatment process |
US6022410A (en) * | 1998-09-01 | 2000-02-08 | Motorola, Inc. | Alkaline-earth metal silicides on silicon |
JP3289683B2 (en) * | 1998-09-04 | 2002-06-10 | 株式会社村田製作所 | Semiconductor light emitting device |
JP3159255B2 (en) * | 1998-09-16 | 2001-04-23 | 日本電気株式会社 | Sputter growth method for electrodes used in ferroelectric capacitors |
US6191011B1 (en) * | 1998-09-28 | 2001-02-20 | Ag Associates (Israel) Ltd. | Selective hemispherical grain silicon deposition |
TW399309B (en) * | 1998-09-30 | 2000-07-21 | World Wiser Electronics Inc | Cavity-down package structure with thermal via |
US6343171B1 (en) * | 1998-10-09 | 2002-01-29 | Fujitsu Limited | Systems based on opto-electronic substrates with electrical and optical interconnections and methods for making |
JP3592553B2 (en) * | 1998-10-15 | 2004-11-24 | 株式会社東芝 | Gallium nitride based semiconductor device |
US6143366A (en) * | 1998-12-24 | 2000-11-07 | Lu; Chung Hsin | High-pressure process for crystallization of ceramic films at low temperatures |
US6173474B1 (en) * | 1999-01-08 | 2001-01-16 | Fantom Technologies Inc. | Construction of a vacuum cleaner head |
US6180486B1 (en) * | 1999-02-16 | 2001-01-30 | International Business Machines Corporation | Process of fabricating planar and densely patterned silicon-on-insulator structure |
US6143072A (en) * | 1999-04-06 | 2000-11-07 | Ut-Battelle, Llc | Generic process for preparing a crystalline oxide upon a group IV semiconductor substrate |
US6312819B1 (en) * | 1999-05-26 | 2001-11-06 | The Regents Of The University Of California | Oriented conductive oxide electrodes on SiO2/Si and glass |
JP3501019B2 (en) * | 1999-06-18 | 2004-02-23 | 日本電気株式会社 | Cold cathode electron source |
US6319730B1 (en) * | 1999-07-15 | 2001-11-20 | Motorola, Inc. | Method of fabricating a semiconductor structure including a metal oxide interface |
US6326637B1 (en) * | 1999-10-18 | 2001-12-04 | International Business Machines Corporation | Antiferromagnetically exchange-coupled structure for magnetic tunnel junction device |
US6340788B1 (en) * | 1999-12-02 | 2002-01-22 | Hughes Electronics Corporation | Multijunction photovoltaic cells and panels using a silicon or silicon-germanium active substrate cell for space and terrestrial applications |
US6392257B1 (en) * | 2000-02-10 | 2002-05-21 | Motorola Inc. | Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same |
US6348373B1 (en) * | 2000-03-29 | 2002-02-19 | Sharp Laboratories Of America, Inc. | Method for improving electrical properties of high dielectric constant films |
US6313486B1 (en) * | 2000-06-15 | 2001-11-06 | Board Of Regents, The University Of Texas System | Floating gate transistor having buried strained silicon germanium channel layer |
US20020008234A1 (en) * | 2000-06-28 | 2002-01-24 | Motorola, Inc. | Mixed-signal semiconductor structure, device including the structure, and methods of forming the device and the structure |
JP2002023123A (en) * | 2000-07-11 | 2002-01-23 | Fujitsu Ltd | Optical circuit provided with optical waveguide for guiding minor light |
US20020167005A1 (en) * | 2001-05-11 | 2002-11-14 | Motorola, Inc | Semiconductor structure including low-leakage, high crystalline dielectric materials and methods of forming same |
US20030020069A1 (en) * | 2001-07-25 | 2003-01-30 | Motorola, Inc. | Structure and method for optimizing transmission media through dielectric layering and doping in semiconductor structures and devices utilizing the formation of a compliant substrate |
US6638872B1 (en) * | 2002-09-26 | 2003-10-28 | Motorola, Inc. | Integration of monocrystalline oxide devices with fully depleted CMOS on non-silicon substrates |
-
2001
- 2001-10-17 US US09/978,096 patent/US20030071327A1/en not_active Abandoned
-
2004
- 2004-06-07 US US10/861,467 patent/US7342276B2/en not_active Expired - Lifetime
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060060131A1 (en) * | 2003-12-29 | 2006-03-23 | Translucent, Inc. | Method of forming a rare-earth dielectric layer |
US7384481B2 (en) * | 2003-12-29 | 2008-06-10 | Translucent Photonics, Inc. | Method of forming a rare-earth dielectric layer |
US20080286949A1 (en) * | 2003-12-29 | 2008-11-20 | Translucent Photonics, Inc. | Method of Forming a Rare-Earth Dielectric Layer |
US20050218466A1 (en) * | 2004-03-31 | 2005-10-06 | Fujitsu Limited | Thin-film lamination, and actuator device, filter device, ferroelectric memory, and optical deflection device employing the thin -film lamination |
US20170345646A1 (en) * | 2016-05-27 | 2017-11-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Single-crystal rare earth oxide grown on iii-v compound |
US10283349B2 (en) * | 2016-05-27 | 2019-05-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Single-crystal rare earth oxide grown on III-V compound |
US11081339B2 (en) | 2016-05-27 | 2021-08-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Single-crystal rare earth oxide grown on III-V compound |
EP4020607A1 (en) * | 2020-12-23 | 2022-06-29 | Intel Corporation | Metal insulator metal (mim) capacitor |
Also Published As
Publication number | Publication date |
---|---|
US20040217444A1 (en) | 2004-11-04 |
US7342276B2 (en) | 2008-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7342276B2 (en) | Method and apparatus utilizing monocrystalline insulator | |
US5378905A (en) | Ferroelectric field effect transistor with fluoride buffer and IV-VI ferroelectric | |
US5888296A (en) | Method for making a ferroelectric semiconductor device and a layered structure | |
US6501121B1 (en) | Semiconductor structure | |
US5173835A (en) | Voltage variable capacitor | |
KR940006708B1 (en) | Manufacturing method of semiconductor device | |
US6717199B2 (en) | Tailored insulator properties for devices | |
US6563118B2 (en) | Pyroelectric device on a monocrystalline semiconductor substrate and process for fabricating same | |
EP0562101A1 (en) | Voltage variable capacitor having amorphous dielectric film | |
EP1831930B1 (en) | Semiconductor device with a superparaelectric gate insulator | |
US20100182730A1 (en) | Ferroelectric varactor with improved tuning range | |
US20020167005A1 (en) | Semiconductor structure including low-leakage, high crystalline dielectric materials and methods of forming same | |
US6528377B1 (en) | Semiconductor substrate and method for preparing the same | |
WO2002009191A2 (en) | Non-volatile memory element | |
KR100738852B1 (en) | Semiconductor memory element and ultrasonic sensor | |
JP4115789B2 (en) | Manufacturing method of semiconductor device | |
JP3229911B2 (en) | Ferroelectric memory element | |
EP1338029A1 (en) | Semiconductor structure having high dielectric constant material | |
US20030034500A1 (en) | Semiconductor structure including a zintl material buffer layer, device including the structure, and method of forming the structure and device | |
US6352889B1 (en) | Method for fabricating capacitor and method for fabricating semiconductor device | |
TW546692B (en) | Structure and method for fabricating complementary III-V structures and devices utilizing the formation of a compliant substrate for materials used to form the same | |
US20040164315A1 (en) | Structure and device including a tunneling piezoelectric switch and method of forming same | |
EP1805791A1 (en) | Metal-oxide-semiconductor device with a doped titanate body | |
JPH08335580A (en) | Manufacture of dielectric thin film and manufacture of ferroelectric memory device employing the dielectric thin film | |
JP2001237386A (en) | Semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OOMS, WILLIAM J.;HALLMARK, JERALD A.;REEL/FRAME:012265/0421;SIGNING DATES FROM 20011005 TO 20011008 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 |
|
AS | Assignment |
Owner name: VLSI TECHNOLOGY LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NXP USA, INC.;REEL/FRAME:045084/0184 Effective date: 20171204 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:045364/0481 Effective date: 20161104 |