Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20030088741 A1
Publication typeApplication
Application numberUS 10/309,647
Publication dateMay 8, 2003
Filing dateDec 4, 2002
Priority dateDec 16, 1999
Also published asUS6526322, US6930634, US8069314, US20050261785
Publication number10309647, 309647, US 2003/0088741 A1, US 2003/088741 A1, US 20030088741 A1, US 20030088741A1, US 2003088741 A1, US 2003088741A1, US-A1-20030088741, US-A1-2003088741, US2003/0088741A1, US2003/088741A1, US20030088741 A1, US20030088741A1, US2003088741 A1, US2003088741A1
InventorsLeon Peng, Henry Falk
Original AssigneePeng Leon Kuo-Liang, Falk Henry D.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Shared memory architecture in GPS signal processing
US 20030088741 A1
Abstract
A shared memory architecture for a GPS receiver, wherein a processing memory is shared among the different processing functions, such as the correlator signal processing, tracking processing, and other applications processing. The shared memory architecture within the GPS receiver provides the memory necessary for signal processing operations, such as the massively parallel processing, while conserving memory cost by re-using that same memory for other GPS and non-GPS applications. The shared memory architecture for a GPS receiver provided in accordance with the principles of this invention thereby significantly minimize the costly memory requirement often required of extremely fast signal acquisition of a GPS receiver.
Images(9)
Previous page
Next page
Claims(7)
What is claimed is:
1. A shared memory architecture for a receiver system comprising a memory space shared commonly by two or more receiver functions comprising a correlator signal processing, a tracking processing and an application processing unit to minimize memory space requirement.
2. The shared memory architecture of claim 1 wherein the commonly shared memory space functions as a coherent and a noncoherent integration memory for the correlation processing during signal correlation mode while the commonly shared memory space is also used for one or more other receiver processing functions during one or more other receiver operation modes.
3. The shared memory architecture of claim 1 wherein the commonly shared memory space comprises a first memory section and a second memory section, wherein the first memory section functions as a coherent and the second memory section as a noncoherent integration memory for a correlation processing during signal correlation mode while the shared memory space is also used for one or more other receiver processing functions during one or more other receiver operation modes.
4. The shared memory architecture of claim 1 wherein the commonly shared memory space comprises a first memory section used as the system memory for a fast local memory or system cache during tracking or application processing.
5. The shared memory architecture of claim 1 wherein the application processing comprise navigation processing.
6. The shared memory architecture of claim 1 wherein the application processing comprise GPS location processing.
7. The shared memory architecture of claim 1 wherein the application processing comprise wireless networking protocol processing.
Description
FIELD OF INVENTION

[0001] This invention relates to the field of GPS receivers.

BACKGROUND OF INVENTION

[0002]FIG. 1 illustrates a typical GPS radio receiver 10, while FIG. 2 provides a general flow chart illustrating the general operations of GPS receiver 10 such as a satellite signal acquisition, tracking, or re-acquisition, and navigational processing. As illustrated in the simplified block diagram of a typical GPS receiver 10 shown in FIG. 1, a signal processing block 20 is provided to perform satellite signal acquisition and processing on a digitized IF signal 19 received via receiver antenna 12. Signal processing block 20 typically performs a two-dimensional search for a satellite signal, in time (code phase) and frequency. To decrease the amount of time needed for GPS signal acquisition in time and frequency domains, a massively parallel architecture is usually required for searching in parallel a large number of code positions and frequency uncertainties. In the code phase search, the required number of code positions is directly related to initial time uncertainty. A large number of corellators allows a quick, parallel search of many code positions. In the frequency search, a large number of frequency bins architecture speeds up searching multiple frequency uncertainties in parallel, thereby reducing the total time for search.

[0003] As illustrate in FIG. 1, signal processing 20 consists of three functional stages: a first stage consists of channel correlation signal processing 22 that compares (or correlates) digitized signal 19 with a locally generated code that attempts to replicate the P or C/A code generated by a satellite. The replica code searches a “space” that consists of the unique codes generated by the different satellites, the temporal position of the code being sent at any given time, and the Doppler frequency offset caused by the relative motion of the satellite and user. Generally, correlator signal processing 20 can perform parallel correlations with multiple code/position/doppler combinations simultaneously in a multiple channel fashion, usually up to 12. The next functional stage of signal processing 20 comprises tracking processing 24, typically provided by a tracking processing CPU. The tracking processing CPU uses correlator information from correlatror signal processing 22 to ascertain the probability of correctness of a code/position/doppler combination and to “follow”, or track, that signal once it is found. Tracking processing unit 24 includes having the tracking CPU program the correlator signal processing unit 22 where to search for a GPS satellite signal. Once a signal is found and locked onto, the tracking CPU also extracts the 50 Hz modulated data that contains navigation information transmitted by the GPS satellite. Finally, a navigation processing unit 26, comprising a navigation processing CPU, uses data collected by the correlator signal processing 22 and tracking processing 24 to perform the calculations to determine the user's position, velocity, and time

[0004] In the typical GPS signal processing 20, an associated and dedicated memory unit is coupled to each functional unit stage. Thus, Correlator signal processing 22 is typically coupled to an associated dedicated correlation processing memory unit 28 shown in FIG. 1. Coherent and non-coherent I & Q samples are stored in correlation processing memory 28 received from correlator signal processing 22. Tracking processing unit 24 is coupled to a tracking unit memory 30 to store the code, data, and parameters utilized by the tracking processor CPU for acquisition and tracking processing such as, for example, carrier loops, code loops, code lock detect, costas lock detect, bit synchronization, data demodulation. Navigation processing unit 26 is coupled to a navigation processing memory 32 for storing the code and data for the navigation processing CPU, such as calculation of position and time.

[0005] Thus, in operation, typical GPS receiver 10 requires significant hardware and memory to search, utilizing a large number of correlators and multiple frequency bins to implement. For example, an 8 frequency bin search should reduce the search time by a factor of 8 but it will require 4 times the memory to store the coherent integration samples and 8 times the memory to store the non-coherent integration samples. In order to achieve low cost, commercial GPS receiver architectures are deterred from using massively parallel architectures to avoid the cost of massively parallel implementation. There is therefore a need for a GPS signal processing architecture that minimizes the costly memory requirement and still achieves extremely fast signal acquisition.

SUMMARY OF INVENTION

[0006] A shared memory architecture for a GPS receiver is provided, wherein a processing memory is shared among the different processing functions, such as the correlator signal processing, tracking processing, and other applications processing. The shared memory architecture within the GPS receiver provides the memory necessary for signal processing operations, such as the massively parallel processing, while conserving memory cost by re-using that same memory for other GPS and non-GPS applications. The shared memory architecture for a GPS receiver provided in accordance with the principles of this invention thereby minimize the costly memory requirement often required of extremely fast signal acquisition of a GPS receiver.

BRIEF DESCRIPTION OF DRAWINGS

[0007]FIG. 1 is a block diagram describing a prior art GPS receiver.

[0008]FIG. 2 is a flowchart describing the operation of a GPS receiver.

[0009]FIG. 3 is a block diagram describing the shared memory architecture of the invention.

[0010]FIG. 4 is a block diagram describing the channel correlator signal processing.

[0011]FIG. 5 is a block diagram describing IQRAM and IQSQRAM arbitrator in channel correlator signal processing.

[0012]FIG. 6 is a block diagram describing a memory map for IQRAM for the channel correlator processing.

[0013]FIG. 7 is a block diagram describing a memory map for IQSQRAM in acquisition for the channel correlator processing.

[0014]FIG. 8 is a block diagram describing a memory map for IQSQRAM in tracking/reacquisition mode.

[0015]FIG. 9 is a block diagram describing an example of a two way set associative cache memory map for both tracking and navigation processing.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT(S)

[0016]FIG. 3 shows a shared memory architecture 100 for a GPS receiver, wherein a signal processing memory 144 is shared among different signal processing functional units, such as a correlator signal processing unit 122, tracking processing 124 and applications processing unit 126. FIG. 4 shows a more detailed functional block diagram of processing memory 144 comprising an IQRAM 53 and an IQSQRAM 59. FIG. 4 further illustrates shared memory architecture 100 in operation, as an illustration, such as during operations of channel correlator signal processing 122.

[0017] In operation, an IQ separator and down converter 46 samples a satellite IF signal 19 and separates signal 19 into a pair of I and Q signals 47. I and Q signal pair 47 is down converted to a baseband frequency before being provided to a Doppler rotator 48, which provides Doppler rotation of IF signal pair 47. Both carrier phase and carrier Frequency are programmed in the Doppler rotator 48 by a tracking processing CPU of tracking processing unit 124 of FIG. 3. As shown in FIG. 4, correlator 50 receives the Doppler rotated I and Q signal pair 49 and correlates signal pair 49 with a replica I and Q code produced by a code generator 52. An IQ accumulator 54 receives both I and Q samples from correlator 50 and accumulates the samples over a coherent integration period. The accumulated results are stored separately in an IQRAM 53. The multiple frequency bin correlator 56 then receives I and Q data provided from IQ accumulator 54 and performs an accumulation on the results of the square root of the sum of I-squared plus Q-squared for a period of time specified as non-coherent integration. The accumulation results are then stored in an IQSQRAM memory 59 of processing memory 144.

[0018]FIG. 5 further illustrates a more detailed block diagram of an IQRAM arbitrator 60 and an IQSRAM arbitrator 62 provided to arbitrate use of IQRAM 53 and IQSQRAM 59. FIG. 5 illustrates the IQRAM and IQSQRAM arbitrator 60 and 62 that control access to shared memory IQRAM 53 and IQSQRAM 59, i.e., such as arbitrating memory use between channel correlator signal processing 122 and the other functions seeking access to memory 144. For the IQRAM arbitrator logic 60, the multiple memory access sources comprise the coherent integration of I and Q data 64 from the output of coherent integration function 64 of correlator 122, the multipath/early-late processing 66 (i.e., for sampling data used for multipath mitigation by the tracking processor), the cache tag and data from the cache controller 68 (i.e. used to speed up memory accesses for all the signal processing, including tracking processing and navigation processing), and any application processing. In this example, during tracking, the IQRAM arbitration logic 60 arbitrates the multiple sources seeking access to IQRAM 53′. The IQSQRAM arbitrator 62 includes controlling access from the non-coherent integration of I and Q signals 74, access to parameters stored for the tracking loops 76, multiple frequency bin correlation 78, the convolution decoder 80 (used for a special differential GPS function), and any application processing functions. The arbitrator, such as the IQSQRAM arbitrator 150, arbitrates the multiple sources seeking access to the IQSQRAM 59.

[0019]FIG. 6 shows an example of the memory map of the IQRAM 53 during our tracking operation example. There are three different addresses ranges for three types of memory sources: the coherent integration of I and Q data from the correlator outputs (multiple samples in acquisition mode, single sample in track/re-acquisition mode), the multipath/early-late sample data, and the cache tag/data. For this example, in satellite acquisition mode the whole address space of 0x000 though 0x1f7 is used to store the multiple sample (in this case four) coherent integrations needed to search multiple frequency bins simultaneously. In track, or reacquisition modes, however, only a single sample needs to be collected instead of four. Thus, in track/reacquisition modes, the coherent integration I and Q data is stored only in the address range from 0x000 to 0x077. This frees up the remaining space to be used for other functions. The multipath/early-late sampling data is stored in the address rage from 0x080 to 0x0ff. The cache tag/data for tracking or navigation processing is stored in the range from 0x100 to 0x1ff. FIG. 9 shows a structure for a 2 way set associative cache implementation of processing memory 144. The cache can be used as the instruction and data cache for the tracking and navigation processing functions to speed them up. The memory region used as cache can alternatively be used as fast local RAM for data storage by the tracking processor or applications processor. Thus, same areas of the address map are shared by multiple functions, including other non-GPS applications, such as navigation processing, GPS location processing, wireless networking protocol processing, and other application processing that would be desirable to incorporate into GPS receiver 100.

[0020]FIG. 7 and FIG. 8 show the memory map for IQSQRAM 59 for other GPS functions, such as acquisition (or re-acquisition). The memory requirements once again are different for acquisition mode and track/reacquisition modes. In acquisition mode, 1920 words in address range of 0x000 to 0x77f are used to store noncoherent accumulations. In track/reacquisition modes, however only 240 words stored in address range 0x000 to 0x0ef are needed to store the noncoherent accumulations. This frees up the remaining space for other functions. In this example the other functions include convolutional decoder parameters and data, and expanded tracking processor parameters and data.

[0021] FIGS. 7-8 illustrates sample memory mapping for memory IQSQRAM during different modes. The memory mapping of IQRAM 53 and IQSQRAM 59 of processing memory 144 as illustrated in FIGS. 7-8 is a sample implementation. It is understood that this shared memory mapping in GPS receiver 100 can be extended to process other applications performed by the GPS receiver, such as navigation processing, GPS location processing, processing wireless networking protocols, to just name a few. It should be understood that the shared memory architecture 100, such as illustrated with reference to FIGS. 3-9 can be applied to other GPS receiver applications contemplated as being within a GPS receiver. The shared memory architecture within the GPS receiver provides the memory necessary for signal processing operations, such as the massively parallel processing, while conserving memory cost by re-using that same memory for other GPS and non-GPS applications. The shared memory architecture for a GPS receiver provided in accordance with the principles of this invention thereby minimize the costly memory requirement often required of extremely fast signal acquisition of a GPS receiver.

[0022] Foregoing described embodiments of the invention are provided as illustrations and descriptions. They are not intended to limit the invention to precise form described. In particular, Applicant(s) contemplate that functional implementation of invention described herein may be implemented equivalently in hardware, software, firmware, and/or other available functional components or building blocks. Other variations and embodiments are possible in light of above teachings, and it is thus intended that the scope of invention not be limited by this Detailed Description, but rather by claims following.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7546423 *Jun 22, 2004Jun 9, 2009Sirf Technology, Inc.Signal processing system control method and apparatus
US7639180Jan 22, 2004Dec 29, 2009Sirf Technology Inc.Dynamic memory allocation and sharing in electronic systems
US7802023 *Oct 14, 2005Sep 21, 2010Sony Computer Entertainment Inc.Methods and apparatus for supporting multiple configurations in a multi-processor system
US7990315Jun 26, 2007Aug 2, 2011Mediatek Inc.Shared memory device applied to functional stages configured in a receiver system for processing signals from different transmitter systems and method thereof
US8010716 *Aug 18, 2010Aug 30, 2011Sony Computer Entertainment Inc.Methods and apparatus for supporting multiple configurations in a multi-processor system
EP1665272A2 *Aug 13, 2004Jun 7, 2006Sirf Technology, Inc.Signal processing system control method and apparatus
WO2005043542A2 *Aug 13, 2004May 12, 2005Henry FalkSignal processing system control method and apparatus
Classifications
U.S. Classification711/146, 342/357.77, 342/357.68
International ClassificationG06F12/00, G01S1/00
Cooperative ClassificationG01S19/24, G01S19/37, G01S19/29
European ClassificationG01S19/24, G01S19/29, G01S19/37
Legal Events
DateCodeEventDescription
Feb 19, 2013FPAYFee payment
Year of fee payment: 8
Oct 28, 2010ASAssignment
Owner name: CSR PLC, UNITED KINGDOM
Effective date: 20101012
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SIRF TECHNOLOGY, INC.;REEL/FRAME:025204/0468
Sep 3, 2008FPAYFee payment
Year of fee payment: 4