Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20030194825 A1
Publication typeApplication
Application numberUS 10/119,631
Publication dateOct 16, 2003
Filing dateApr 10, 2002
Priority dateApr 10, 2002
Publication number10119631, 119631, US 2003/0194825 A1, US 2003/194825 A1, US 20030194825 A1, US 20030194825A1, US 2003194825 A1, US 2003194825A1, US-A1-20030194825, US-A1-2003194825, US2003/0194825A1, US2003/194825A1, US20030194825 A1, US20030194825A1, US2003194825 A1, US2003194825A1
InventorsKam Law, Quan Yuan Shang, William Reid Harshbarger, Dan Maydan
Original AssigneeKam Law, Quan Yuan Shang, William Reid Harshbarger, Dan Maydan
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Deposition of gate metallization for active matrix liquid crystal display (AMLCD) applications
US 20030194825 A1
Abstract
A method of gate metal layer deposition using a cyclical deposition process for thin film transistor applications is described. The cyclical deposition process comprises alternately adsorbing a metal-containing precursor and a reducing gas on a substrate. Thin film transistors, such as a bottom-gate transistor or a top-gate transistor, including a gate layer, may be formed using such cyclical deposition techniques.
Images(7)
Previous page
Next page
Claims(72)
What is claimed is:
1. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate having a dielectric layer deposited over source regions and drain regions formed thereon; and
depositing a gate metal layer on the dielectric layer using a cyclical deposition process comprising a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas to a process chamber and modulating the flow of the inert gas with an alternating period of exposure to one of either a metal-containing precursor and a reducing gas.
2. The method of claim 1 wherein the gate metal layer comprises a material selected from the group consisting of aluminum (Al), tungsten (W), chromium (Cr) and molybdenum (Mo).
3. The method of claim 1 wherein the metal-containing precursor comprises a compound selected from the group consisting of dimethyl aluminum hydride (DMAH), tungsten hexafluoride (WF6), tungsten hexacarbonyl (W(CO)6) and chromium tetrachloride (CrCl4).
4. The method of claim 1 wherein the reducing gas comprises a gas selected from the group consisting of silane (SiH4), disilane (Si2H6), dichlorosilane (SiCl2H2), ammonia (NH3), hydrazine (N2H4), monomethyl hydrazine (CH3N2H3), dimethyl hydrazine (C2H6N2H2), t-butyl hydrazine (C4H9N2H3), phenyl hydrazine (C6H5N2H3), 2,2′-azoisobutane ((CH3)6C2N2) ethylazide (C2H5N3), borane (BH3), diborane (B2H6), triborane (B3H9), tetraborane (B4H12), pentaborane (B5H15), hexaborane (B6H18), heptaborane (B7H21), octaborane (B8H24), nanoborane (B9H27) and decaborane (B10H30).
5. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate;
depositing a gate metal layer on the substrate using a cyclical deposition process comprising a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas to a process chamber and modulating the flow of the inert gas with an alternating period of exposure to one of either a metal-containing precursor and a reducing gas;
defining one or more gates in the gate metal layer; and
forming source regions and drain regions over the one or more gates defined in the gate metal layer.
6. The method of claim 5 wherein the gate metal layer comprises a material selected from the group consisting of aluminum (Al), tungsten (W), chromium (Cr) and molybdenum (Mo).
7. The method of claim 5 wherein the metal-containing precursor comprises a compound selected from the group consisting of dimethyl aluminum hydride (DMAH), tungsten hexafluoride (WF6), tungsten hexacarbonyl (W(CO)6) and chromium tetrachloride (CrCl4).
8. The method of claim 5 wherein the reducing gas comprises a gas selected from the group consisting of silane (SiH4), disilane (Si2H6), dichlorosilane (SiCl2H2), ammonia (NH3), hydrazine (N2H4), monomethyl hydrazine (CH3N2H3), dimethyl hydrazine (C2H6N2H2), t-butyl hydrazine (C4H9N2H3), phenyl hydrazine (C6H5N2H3), 2,2′-azoisobutane ((CH3)6C2N2), ethylazide (C2H5N3), borane (BH3), diborane (B2H6), triborane (B3H9), tetraborane (B4H12), pentaborane (B5H15), hexaborane (B6H18), heptaborane (B7H21), octaborane (B8H24), nanoborane (B9H27) and decaborane (B10H30).
9. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate; and
depositing a gate metal layer on the substrate using a cyclical deposition process comprising a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas to a process chamber and modulating the flow of the inert gas with an alternating period of exposure to one of either a metal-containing precursor and a reducing gas.
10. The method of claim 9 wherein the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor each have the same duration.
11. The method of claim 9 wherein at least one of the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor has a different duration.
12. The method of claim 9 wherein the period of exposure to the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
13. The method of claim 9 wherein at least one period of exposure to the metal-containing precursor for one or more deposition cycle of the cyclical deposition process has a different duration.
14. The method of claim 9 wherein the period of exposure to the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
15. The method of claim 9 wherein at least one period of exposure to the reducing gas for one or more deposition cycle of the cyclical deposition process has a different duration.
16. The method of claim 9 wherein a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
17. The method of claim 9 wherein at least one period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas for one or more deposition cycle of the cyclical deposition process has a different duration.
18. The method of claim 9 wherein a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
19. The method of claim 9 wherein at least one period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor for one or more deposition cycle of the cyclical deposition process has a different duration.
20. The method of claim 9 wherein the gate metal layer comprises a material selected from the group consisting of aluminum (Al), tungsten (W), chromium (Cr) and molybdenum (Mo).
21. The method of claim 9 wherein the metal-containing precursor comprises a compound selected from the group consisting of dimethyl aluminum hydride (DMAH), tungsten hexafluoride (WF6), tungsten hexacarbonyl (W(CO)6) and chromium tetrachloride (CrCl4).
22. The method of claim 9 wherein the reducing gas comprises a gas selected from the group consisting of silane (SiH4), disilane (Si2H6), dichlorosilane (SiCl2H2), ammonia (NH3), hydrazine (N2H4), monomethyl hydrazine (CH3N2H3), dimethyl hydrazine (C2H6N2H2), t-butyl hydrazine (C4H9N2H3), phenyl hydrazine (C6H5N2H3), 2,2′-azoisobutane ((CH3)6C2N2), ethylazide (C2H5N3), borane (BH3), diborane (B2H6), triborane (B3H9), tetraborane (B4H12), pentaborane (B5H15), hexaborane (B6H18), heptaborane (B7H21), octaborane (B8H24), nanoborane (B9H27) and decaborane (B10H30).
23. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate; and
depositing a gate metal layer on the substrate using a cyclical deposition process, wherein the cyclical deposition process includes a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas in a process chamber and modulating the flow of the inert gas with alternating periods of exposure to one of a metal-containing precursor and a reducing gas, and wherein the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor each have the same duration.
24. The method of claim 23 wherein the period of exposure to the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
25. The method of claim 23 wherein at least one period of exposure to the metal-containing precursor for one or more deposition cycle of the cyclical deposition process has a different duration.
26. The method of claim 23 wherein the period of exposure to the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
27. The method of claim 23 wherein at least one period of exposure to the reducing gas for one or more deposition cycle of the cyclical deposition process has a different duration.
28. The method of claim 23 wherein a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
29. The method of claim 23 wherein at least one period of flow of the inert gas between the period of exposure to the metal-containing precursor and the reducing gas during each deposition cycle of the cyclical deposition process has a different duration.
30. The method of claim 23 wherein a period of flow of the inert gas between the period of exposure to the reducing gas and the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
31. The method of claim 23 wherein at least one period of flow of the inert gas between the period of exposure to the reducing gas and the metal-containing precursor for one or more deposition cycles of the cyclical deposition process has a different duration.
32. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate; and
depositing a gate metal layer on the substrate using a cyclical deposition process, wherein the cyclical deposition process includes a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas in a process chamber and modulating the flow of the inert gas with alternating periods of exposure to one of a metal-containing precursor and a reducing gas, and wherein at least one of the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor has a different duration.
33. The method of claim 32 wherein the period of exposure to the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
34. The method of claim 32 wherein at least one period of exposure to the metal-containing precursor for one or more deposition cycle of the cyclical deposition process has a different duration.
35. The method of claim 32 wherein the period of exposure to the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
36. The method of claim 32 wherein at least one period of exposure to the reducing gas during one or more deposition cycle of the cyclical deposition process has a different duration.
37. The method of claim 32 wherein the period of flow of the inert gas between the period of exposure to the metal-containing precursor and the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
38. The method of claim 32 wherein at least one period of flow of the inert gas between the period of exposure to the metal-containing precursor and the reducing gas during each deposition cycle of the cyclical deposition process has a different duration.
39. The method of claim 32 wherein the period of flow of the inert gas between the period of exposure to the reducing gas and the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
40. The method of claim 32 wherein at least one period of flow of the inert gas between the period of exposure to the reducing gas and the metal-containing precursor for one or more deposition cycles of the cyclical deposition process has a different duration.
41. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate; and
depositing a gate metal layer on the substrate using a cyclical deposition process, wherein the cyclical deposition process includes a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas in a process chamber and modulating the flow of the inert gas with alternating periods of exposure to one of a metal-containing precursor and a reducing gas, wherein the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor each have the same duration, and wherein the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, the period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and the period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor each have the same duration during each deposition cycle of the cyclical deposition process.
42. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate; and
depositing a gate metal layer on the substrate using a cyclical deposition process, wherein the cyclical deposition process includes a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas in a process chamber and modulating the flow of the inert gas with alternating periods of exposure to one of a metal-containing precursor and a reducing gas, wherein the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor each have the same duration, and wherein at least one of the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, the period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and the period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor has a different duration during one or more deposition cycles of the cyclical deposition process.
43. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate; and
depositing a gate metal layer on the substrate using a cyclical deposition process, wherein the cyclical deposition process includes a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas in a process chamber and modulating the flow of the inert gas with alternating periods of exposure to one of a metal-containing precursor and a reducing gas, wherein at least one of the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor has a different duration, and wherein the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, the period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and the period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor each have the same duration during each deposition cycle of the cyclical deposition process.
44. A method of forming a transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
providing a substrate; and
depositing a gate metal layer on the substrate using a cyclical deposition process, wherein the cyclical deposition process includes a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas in a process chamber and modulating the flow of the inert gas with alternating periods of exposure to one of a metal-containing precursor and a reducing gas, wherein at least one of the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor has a different duration, and wherein at least one of the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, the period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and the period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the silicon-containing precursor has a different duration during one or more deposition cycles of the cyclical deposition process.
45. A method of forming a gate metal layer on a substrate, comprising:
providing a substrate; and
depositing a gate metal layer on the substrate using a cyclical deposition process comprising a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas to a process chamber and modulating the flow of the inert gas with an alternating period of exposure to one of either a metal-containing precursor and a reducing gas.
46. The method of claim 45 wherein the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor each have the same duration.
47. The method of claim 45 wherein at least one of the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor has a different duration.
48. The method of claim 45 wherein the period of exposure to the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
49. The method of claim 45 wherein at least one period of exposure to the metal-containing precursor for one or more deposition cycle of the cyclical deposition process has a different duration.
50. The method of claim 45 wherein the period of exposure to the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
51. The method of claim 45 wherein at least one period of exposure to the reducing gas for one or more deposition cycle of the cyclical deposition process has a different duration.
52. The method of claim 45 wherein a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
53. The method of claim 45 wherein at least one period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas for one or more deposition cycle of the cyclical deposition process has a different duration.
54. The method of claim 45 wherein a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
55. The method of claim 45 wherein at least one period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor for one or more deposition cycle of the cyclical deposition process has a different duration.
56. The method of claim 45 wherein the gate metal layer comprises a material selected from the group consisting of aluminum (Al), tungsten (W), chromium (Cr) and molybdenum (Mo).
57. The method of claim 45 wherein the metal-containing precursor comprises a compound selected from the group consisting of dimethyl aluminum hydride (DMAH), tungsten hexafluoride (WF6), tungsten hexacarbonyl (W(CO)6) and chromium tetrachloride (CrCl4).
58. The method of claim 45 wherein the reducing gas comprises a gas selected from the group consisting of silane (SiH4), disilane (Si2H6), dichlorosilane (SiCl2H2), ammonia (NH3), hydrazine (N2H4), monomethyl hydrazine (CH3N2H3), dimethyl hydrazine (C2H6N2H2), t-butyl hydrazine (C4H9N2H3), phenyl hydrazine (C6H5N2H3), 2,2′-azoisobutane ((CH3)6C2N2), ethylazide (C2H5N3), borane (BH3), diborane (B2H6), triborane (B3H9), tetraborane (B4H12), pentaborane (B5H15), hexaborane (B6H18), heptaborane (B7H21), octaborane (B8H24), nanoborane (B9H27) and decaborane (B10H30).
59. A transistor for use in an active matrix liquid crystal display (AMLCD), comprising:
a substrate a gate metal layer formed thereon, the gate metal layer is formed using a cyclical deposition process comprising a plurality of cycles, wherein each cycle comprises establishing a flow of an inert gas to a process chamber and modulating the flow of the inert gas with an alternating period of exposure to one of either a metal-containing precursor and a reducing gas.
60. The transistor of claim 59 wherein the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor each have the same duration.
61. The transistor of claim 59 wherein at least one of the period of exposure to the metal-containing precursor, the period of exposure to the reducing gas, a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas, and a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor has a different duration.
62. The transistor of claim 59 wherein the period of exposure to the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
63. The transistor of claim 59 wherein at least one period of exposure to the metal-containing precursor for one or more deposition cycle of the cyclical deposition process has a different duration.
64. The transistor of claim 59 wherein the period of exposure to the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
65. The transistor of claim 59 wherein at least one period of exposure to the reducing gas for one or more deposition cycle of the cyclical deposition process has a different duration.
66. The transistor of claim 59 wherein a period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas during each deposition cycle of the cyclical deposition process has the same duration.
67. The transistor of claim 59 wherein at least one period of flow of the inert gas between the period of exposure to the metal-containing precursor and the period of exposure to the reducing gas for one or more deposition cycle of the cyclical deposition process has a different duration.
68. The transistor of claim 59 wherein a period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor during each deposition cycle of the cyclical deposition process has the same duration.
69. The transistor of claim 59 wherein at least one period of flow of the inert gas between the period of exposure to the reducing gas and the period of exposure to the metal-containing precursor for one or more deposition cycle of the cyclical deposition process has a different duration.
70. The transistor of claim 59 wherein the gate metal layer comprises a material selected from the group consisting of aluminum (Al), tungsten (W), chromium (Cr) and molybdenum (Mo).
71. The transistor of claim 59 wherein the metal-containing precursor comprises a compound selected from the group consisting of dimethyl aluminum hydride (DMAH), tungsten hexafluoride (WF6), tungsten hexacarbonyl (W(CO)6) and chromium tetrachloride (CrCl4).
72. The transistor of claim 59 wherein the reducing gas comprises a gas selected from the group consisting of silane (SiH4), disilane (Si2H6), dichlorosilane (SiCl2H2), ammonia (NH3), hydrazine (N2H4), monomethyl hydrazine (CH3N2H3), dimethyl hydrazine (C2H6N2H2), t-butyl hydrazine (C4H9N2H3), phenyl hydrazine (C6H5N2H3), 2,2′-azoisobutane ((CH3)6C2N2), ethylazide (C2H5N3), borane (BH3), diborane (B2H6), triborane (B3H9), tetraborane (B4H12), pentaborane (B5H15), hexaborane (B6H18), heptaborane (B7H21), octaborane (B8H24), nanoborane (B9H27) and decaborane (B10H30).
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    Embodiments of the present invention relate to methods of gate metal layer deposition and, more particularly, to methods of gate metal layer formation using cyclical deposition techniques for active matrix liquid crystal display (AMLCD) applications.
  • [0003]
    2. Description of the Background Art
  • [0004]
    Active matrix liquid crystal displays have eliminated many problems associated with passive displays. For example, the fabrication of active matrix liquid crystal displays have enabled display screens to achieve greater brightness, enhanced readability, a greater variety of color shades, and broader viewing angles compared to displays that employ other technologies. Active matrix liquid crystal displays have therefore become the display technology of choice for numerous applications including computer monitors, television screens, camera displays, avionics displays, as well as numerous other applications.
  • [0005]
    Active matrix liquid crystal displays generally comprise an array of picture elements called pixels. An electronic switch is associated with each pixel in the display to control the operation thereof. Various electronic switches such as, for example, thin film transistors and organic light emitting diodes (OLED), among others have been investigated to control pixel operation. Thin film transistors, in particular, offer a high degree of design flexibility and device performance.
  • [0006]
    Thin film transistors are generally formed on large area substrates having a high degree of optical transparency such as, for example, glass. FIG. 1 depicts a cross-sectional schematic view of a thin film transistor 22 being a type that has a bottom gate structure. The thin film transistor 22 includes a glass substrate 1 having an underlayer 2 formed on the surface thereof. A gate is formed on the underlayer 2. The gate comprises a gate metal layer 4 and a gate dielectric layer 8. The gate controls the movement of charge carriers in the transistor. The gate dielectric layer 8 is formed over the gate metal layer 4 and electrically isolates the gate metal layer 4 from semiconductor layers 10, 14 a, 14 b, formed thereover, each of which may function to provide charge carriers to the transistor. A source region 18 a of the transistor is formed on semiconductor layer 14 a and a drain region 18 b of the transistor is formed on semiconductor layer 14 b. Finally, a passivation layer 20 encapsulates the thin film transistor 22 to protect it from environmental hazards such as moisture and oxygen.
  • [0007]
    The gate metal layer 4 generally comprises a conductive material (e.g., tungsten (W), aluminum (Al) chromium (Cr)), deposited using conventional techniques, such as, for example, physical vapor deposition (PVD). However, gate material layers deposited using PVD techniques generally tend to have high resistivities. For example, tungsten (W) layers deposited using PVD techniques typically have resistivities of greater than about 150 μΩ/cm. Such high resistivities for the gate metal layer may affect the electrical performance of the transistors, including device reliability and premature failure.
  • [0008]
    Therefore, a need exists to develop a method of forming gate metal layers for use in thin film transistors.
  • SUMMARY OF THE INVENTION
  • [0009]
    A method of gate metal layer deposition for thin film transistor applications for use in active matrix liquid crystal displays (AMLCD) is described. The gate metal layer comprises a metal that is deposited using a cyclical deposition process. The cyclical deposition process comprises alternately adsorbing a metal-containing precursor and a reducing gas on a substrate structure. The adsorbed metal-containing precursor reacts with the adsorbed reducing gas to form the gate metal layer on the substrate.
  • [0010]
    Thin film transistors, such as for example a bottom-gate transistor or a top-gate transistor, including a gate metal layer may be formed using such cyclical deposition techniques. In one embodiment, a preferred process sequence for fabricating a bottom-gate transistor includes providing a substrate. A gate metal layer is deposited on the substrate. The gate metal layer is formed by alternately adsorbing a metal-containing precursor and a reducing gas on the substrate. The gate metal layer is than patterned and a gate dielectric layer is formed thereover. Source regions and drain regions are formed on the gate dielectric layer. Thereafter, the bottom-gate transistor may be completed by depositing a passivation layer on the substrate.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0011]
    So that the manner in which the above recited features of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.
  • [0012]
    It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
  • [0013]
    [0013]FIG. 1 depicts a cross-sectional schematic view of a prior art bottom-gate thin film transistor;
  • [0014]
    [0014]FIG. 2 depicts a schematic cross-sectional view of a process chamber that can be used to practice embodiments described herein;
  • [0015]
    [0015]FIG. 3 illustrates a process sequence for gate metal layer formation using cyclical deposition techniques according to one embodiment described herein;
  • [0016]
    [0016]FIG. 4 illustrates a process sequence for gate metal layer formation using cyclical deposition techniques according to an alternative embodiment described herein;
  • [0017]
    FIGS. 5A-5C depict cross-sectional views of a substrate at different stages of a bottom-gate thin film transistor fabrication sequence; and
  • [0018]
    FIGS. 6A-6C depict cross-sectional views of a substrate at different stages of a top-gate thin film transistor fabrication sequence.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0019]
    [0019]FIG. 2 depicts a schematic cross-sectional view of a process chamber 310 that can be used to perform integrated circuit fabrication in accordance with embodiments described herein. The process chamber 310 generally houses a substrate support pedestal 348, which is used to support a substrate (not shown). The substrate support pedestal 348 is movable in a vertical direction inside the process chamber 310 using a displacement mechanism 348 a.
  • [0020]
    Depending on the specific process, the substrate can be heated to some desired temperature prior to or during deposition. For example, the substrate support pedestal 348 may be heated using an embedded heater element 352 a. The substrate support pedestal 348 may be resistively heated by applying an electric current from an AC power supply 352 to the heater element 352 a. The substrate (not shown) is, in turn, heated by the pedestal 348. Alternatively, the substrate support pedestal 348 may be heated using radiant heaters such as, for example, lamps (not shown).
  • [0021]
    A temperature sensor 350 a, such as a thermocouple, is also embedded in the substrate support pedestal 348 to monitor the temperature of the pedestal 348 in a conventional manner. The measured temperature is used in a feedback loop to control the AC power supply 352 for the heating element 352 a, such that the substrate temperature can be maintained or controlled at a desired temperature which is suitable for the particular process application.
  • [0022]
    A vacuum pump 318 is used to evacuate the process chamber 310 and to maintain the pressure inside the process chamber 310. A gas manifold 334, through which process gases are introduced into the process chamber 310, is located above the substrate support pedestal 348. The gas manifold 334 is connected to a gas panel 311, which controls and supplies various process gases to the process chamber 310.
  • [0023]
    Proper control and regulation of the gas flows to the gas manifold 334 are performed by mass flow controllers (not shown) and a microprocessor controller 370. The gas manifold 334 allows process gases to be introduced and uniformly distributed in the process chamber 310. Additionally, the gas manifold 334 may optionally be heated to prevent condensation of the any reactive gases within the manifold.
  • [0024]
    The gas manifold 334 includes a plurality of electronic control valves (not shown). The electronic control valves as used herein refer to any control valve capable of providing rapid and precise gas flow to the process chamber 310 with valve open and close cycles of less than about 1-2 seconds, and more preferably less than about 0.1 second.
  • [0025]
    The microprocessor controller 370 may be one of any form of general purpose computer processor (CPU) 371 that can be used in an industrial setting for controlling various chambers and sub-processors. The computer may use any suitable memory 372, such as random access memory, read only memory, floppy disk drive, hard disk, or any other form of digital storage, local or remote. Various support circuits 373 may be coupled to the CPU for supporting the processor in a conventional manner. Software routines as required may be stored on the memory or executed by a second CPU that is remotely located.
  • [0026]
    The software routines are executed to initiate process recipes or sequences. The software routines, when executed, transform the general purpose computer into a specific process computer that controls the chamber operation so that a chamber process is performed. For example, software routines may be used to precisely control the activation of the electronic control valves for the execution of process sequences according to the present invention. Alternatively, the software routines may be performed in hardware, as an application specific integrated circuit or other type of hardware implementation, or a combination of software or hardware.
  • [0027]
    Gate Metal Layer Formation
  • [0028]
    A method of forming a gate metal layer for thin film transistor applications is described. The gate metal layer comprises a metal that is deposited using a cyclical deposition process. The cyclical deposition process comprises alternately adsorbing a metal-containing precursor and a reducing gas on a substrate structure. The metal-containing precursor and the reducing gas react to form a gate metal layer on the substrate.
  • [0029]
    [0029]FIG. 3 illustrates a process sequence 400 detailing the various steps used for the deposition of the gate metal layer. These steps may be performed in a process chamber similar to that described above with reference to FIG. 2. As shown in step 402, a substrate is provided to the process chamber. The substrate may be for example, a glass or clear plastic material suitable for AMLCD fabrication. The process chamber conditions such as, for example, the temperature and pressure are adjusted to enhance the adsorption of the process gases on the substrate to facilitate the reaction of the metal-containing precursor and the reducing gas. In general, for gate metal layer deposition, the substrate should be maintained at a temperature between about 20° C. and about 450° C. at a process chamber pressure of between about 10 millitorr and about 10 torr.
  • [0030]
    In one embodiment where a constant carrier gas flow is desired, a carrier gas stream is established within the process chamber as indicated in step 404. Carrier gases may be selected so as to also act as a purge gas for removal of volatile reactants and/or by-products from the process chamber. Carrier gases such as, for example, helium (He), argon (Ar), and combinations thereof, may be used.
  • [0031]
    Referring to step 406, after the carrier gas stream is established within the process chamber, a pulse of a metal-containing precursor is added to the carrier gas stream. The term pulse as used herein refers to a dose of material injected into the process chamber or into the carrier gas stream. The pulse of the metal-containing precursor lasts for a predetermined time interval.
  • [0032]
    The metal-containing precursor may comprise a compound of a metal such as, for example, aluminum (Al), tungsten (W), molybdenum (Mo) and chromium (Cr), among others. A suitable aluminum (Al) precursor may include, for example, dimethyl aluminum hydride (DMAH). Suitable tungsten (W) precursors may include, for example, tungsten hexafluoride (WF6) and tungsten hexacarbonyl (W(CO)6). A suitable chromium (Cr) precursor may include, for example, chromium tetrachloride (CrCl4).
  • [0033]
    The time interval for the pulse of the metal-containing precursor is variable depending upon a number of factors such as, for example, the volume capacity of the process chamber employed, the vacuum system coupled thereto and the volatility/reactivity of the reactants. For example, (1) a large-volume process chamber may lead to a longer time to stabilize the process conditions such as, for example, carrier/purge gas flow and temperature, requiring a longer pulse time; (2) a lower flow rate for the process gas may also lead to a longer time to stabilize the process conditions requiring a longer pulse time; and (3) a lower chamber pressure means that the process gas is evacuated from the process chamber more quickly requiring a longer pulse time. In general, the process conditions are advantageously selected so that a pulse of the metal-containing precursor provides a sufficient amount of precursor, such that at least a monolayer of the metal-containing precursor is adsorbed on the substrate. Thereafter, excess metal-containing precursor remaining in the chamber may be removed from the process chamber by the constant carrier gas stream in combination with the vacuum system.
  • [0034]
    In step 408, after the excess metal-containing precursor has been sufficiently removed from the process chamber by the carrier gas stream to prevent co-reaction or particle formation with a subsequently provided process gas, a pulse of a reducing gas is added to the carrier gas stream. Suitable reducing gases may include, for example, silane (SiH4), disilane (Si2H6), dichlorosilane (SiCl2H2), ammonia (NH3), hydrazine (N2H4), monomethyl hydrazine (CH3N2H3), dimethyl hydrazine (C2H6N2H2), t-butyl hydrazine (C4H9N2H3), phenyl hydrazine (C6H5N2H3), 2,2′-azoisobutane ((CH3)6C2N2), ethylazide (C2H5N3), borane (BH3), diborane (B2H6), triborane (B3H9), tetraborane (B4H12), pentaborane (B5H15), hexaborane (B6H18), heptaborane (B7H21), octaborane (B8H24), nanoborane (B9H27) and decaborane (B10H30), among others.
  • [0035]
    The pulse of the reducing gas also lasts for a predetermined time interval. In general, the time interval for the pulse of the reducing gas should be long enough to provide a sufficient amount of the reducing gas for reaction with the metal-containing precursor that is already adsorbed on the substrate. Thereafter, excess reducing gas is flushed from the process chamber by the carrier gas stream.
  • [0036]
    Steps 404 through 408 comprise one embodiment of a deposition cycle for a gate metal layer. For such an embodiment, a constant flow of carrier gas is provided to the process chamber modulated by alternating periods of pulsing and non-pulsing where the periods of pulsing alternate between the metal-containing precursor and the reducing gas along with the carrier gas stream, while the periods of non-pulsing include only the carrier gas stream.
  • [0037]
    The time interval for each of the pulses of the metal-containing precursor and the reducing gas may have the same duration. That is the duration of the pulse of the metal-containing precursor may be identical to the duration of the pulse of the reducing gas. For such an embodiment, a time interval (T1) for the pulse of the metal-containing precursor is equal to a time interval (T2) for the pulse of the reducing gas.
  • [0038]
    Alternatively, the time interval for each of the pulses of the metal-containing precursor and the reducing gas may have different durations. That is the duration of the pulse of the metal-containing precursor may be shorter or longer than the duration of the pulse of the reducing gas. For such an embodiment, a time interval (T1) for the pulse of the metal-containing precursor is different than a time interval (T2) for the pulse of the reducing gas.
  • [0039]
    In addition, the periods of non-pulsing between each of the pulses of the metal-containing precursor and the reducing gas may have the same duration. That is the duration of the period of non-pulsing between each pulse of the metal-containing precursor and each pulse of the reducing gas is identical. For such an embodiment, a time interval (T3) of non-pulsing between the pulse of the metal-containing precursor and the pulse of the reducing gas is equal to a time interval (T4) of non-pulsing between the pulse of the reducing gas and the pulse of the metal-containing precursor. During the time periods of non-pulsing only the constant carrier gas stream is provided to the process chamber.
  • [0040]
    Alternatively, the periods of non-pulsing between each of the pulses of the metal-containing precursor and the reducing gas may have different durations. That is the duration of the period of non-pulsing between each pulse of the metal-containing precursor and each pulse of the reducing gas may be shorter or longer than the duration of the period of non-pulsing between each pulse of the reducing gas and the metal-containing precursor. For such an embodiment, a time interval (T3) of non-pulsing between the pulse of the metal-containing precursor and the pulse of the reducing gas is different from a time interval (T4) of non-pulsing between the pulse of the reducing gas and the pulse of the metal-containing precursor. During the time periods of non-pulsing only the constant carrier gas stream is provided to the process chamber.
  • [0041]
    Additionally, the time intervals for each pulse of the metal-containing precursor, the reducing gas and the periods of non-pulsing therebetween for each deposition cycle may have the same duration. For such an embodiment, a time interval (T1) for the metal-containing precursor, a time interval (T2) for the reducing gas, a time interval (T3) of non-pulsing between the pulse of the metal-containing precursor and the pulse of the reducing gas and a time interval (T4) of non-pulsing between the pulse of the reducing gas and the pulse of the metal-containing precursor each have the same value for each subsequent deposition cycle. For example, in a first deposition cycle (C1), a time interval (T1) for the pulse of the metal-containing precursor has the same duration as the time interval (T1) for the pulse of the metal-containing precursor in subsequent deposition cycles (C2 . . . CN). Similarly, the duration of each pulse of the reducing gas and the periods of non-pulsing between the pulse of the metal-containing precursor and the reducing gas in deposition cycle (C1) is the same as the duration of each pulse of the reducing gas and the periods of non-pulsing between the pulse of the metal-containing precursor and the reducing gas in subsequent deposition cycles (C2 . . . CN), respectively.
  • [0042]
    Alternatively, the time intervals for at least one pulse of the metal-containing precursor, the reducing gas and the periods of non-pulsing therebetween for one or more of the deposition cycles of the gate metal layer deposition process may have different durations. For such an embodiment, one or more of the time intervals (T1) for the pulses of the metal-containing precursor, the time intervals (T2) for the pulses of the reducing gas, the time intervals (T3) of non-pulsing between the pulse of the metal-containing precursor and the pulse of the reducing gas and the time intervals (T4) of non-pulsing between the pulse of the reducing gas and the pulse of the metal-containing precursor may have different values for one or more subsequent deposition cycles of the gate metal layer deposition process. For example, in a first deposition cycle (C1), the time interval (T1) for the pulse of the metal-containing precursor may be longer or shorter than the time interval (T1) for the pulse of the metal-containing precursor in a subsequent deposition cycle (C2 . . . CN). Similarly, the duration of each pulse of the reducing gas and the periods of non-pulsing between the pulse of the metal-containing precursor and the reducing gas in deposition cycle (C1) may be the same or different than the duration of each pulse of the reducing gas and the periods of non-pulsing between the pulse of the metal-containing precursor and the reducing gas in subsequent deposition cycles (C2 . . . CN), respectively.
  • [0043]
    Referring to step 410, after each deposition cycle (steps 404 through 408) a total thickness of the gate metal layer will be formed on the substrate. Depending on specific device requirements, subsequent deposition cycles may be needed to achieve a desired thickness. As such, steps 404 through 408 are repeated until the desired thickness for the gate metal layer is achieved. Thereafter, when the desired thickness for the gate metal layer is achieved the process is stopped as indicated by step 412.
  • [0044]
    In an alternate process sequence described with respect to FIG. 4, the gate metal layer deposition cycle comprises separate pulses for each of the metal-containing precursor, the reducing gas, and the purge gas. For such an embodiment, the gate metal layer deposition sequence 500 includes providing a substrate to the process chamber (step 502), providing a first pulse of a purge gas to the process chamber (step 504), providing a pulse of a metal-containing precursor to the process chamber (step 506), providing a second pulse of the purge gas to the process chamber (step 508), providing a pulse of a reducing gas to the process chamber (step 510), and then repeating steps 504 through 510 or stopping the deposition process (step 514) depending on whether a desired thickness for the gate metal layer has been achieved (step 512).
  • [0045]
    The time intervals for each of the pulses of the metal-containing precursor, the reducing gas and the purge gas may have the same or different durations as discussed above with respect to FIG. 3. Alternatively, the time intervals for at least one pulse of the metal-containing precursor, the reducing gas and the purge gas for one or more of the deposition cycles of the gate metal layer deposition process may have different durations.
  • [0046]
    In FIGS. 3-4, the gate metal layer deposition cycle is depicted as beginning with a pulse of the metal-containing precursor followed by a pulse of the reducing gas. Alternatively, the gate metal layer deposition cycle may start with a pulse of the reducing gas followed by a pulse of the metal-containing precursor.
  • [0047]
    One exemplary process of depositing a tungsten gate layer comprises sequentially providing pulses of tungsten hexafluoride (WF6) and pulses of diborane (B2H6). The tungsten hexafluoride (WF6) may be provided to an appropriate flow control valve, for example, an electronic control valve, at a flow rate of between about 10 sccm (standard cubic centimeters per minute) and about 400 sccm, preferably between about 20 sccm and about 100 sccm, and thereafter pulsed for about 1 second or less, preferably about 0.2 seconds or less. A carrier gas comprising argon (Ar) is provided along with the tungsten hexaflouride (WF6) at a flow rate between about 250 sccm to about 1000 sccm, preferably between about 500 sccm to about 750 sccm. The diborane (B2H6) may be provided to an appropriate flow control valve, for example, an electronic control valve, at a flow rate of between about 5 sccm and about 150 sccm, preferably between about 5 sccm and about 25 sccm, and thereafter pulsed for about 1 second or less, preferably about 0.2 seconds or less. A carrier gas comprising argon (Ar) is provided along with the diborane (B2H6) at a flow rate between about 250 sccm to about 1000 sccm, preferably between about 500 sccm to about 750 sccm. The substrate may be maintained at a temperature between about 250° C. and about 350° C., preferably about 300° C. at a chamber pressure between about 1 torr to about 10 torr, preferably about 5 torr.
  • [0048]
    Integrated Circuit Fabrication Processes
  • [0049]
    1. Bottom-Gate Thin Film Transistor
  • [0050]
    FIGS. 5A-5C illustrate cross-sectional schematic views of a substrate structure 650 during different stages of a bottom-gate thin film transistor fabrication sequence incorporating a gate metal layer formed using a cyclical deposition process. The transistor fabrication sequence is for a switch in an active matrix liquid crystal display (AMLCD) and this process depicts the formation of one of an array of switches used in an AMLCD. FIG. 5A, for example, illustrates a cross-sectional view of a substrate 600. The substrate 600 may comprise a material that is essentially optically transparent in the visible spectrum, such as, for example, glass or clear plastic, including soda-lime glass, borosilicate glass, or quartz glass. The substrate may be of varying shapes or dimensions. Typically, for thin film transistor applications, the substrate is a glass substrate with dimensions greater than about 500 mm×500 mm.
  • [0051]
    The substrate 600 may have an underlayer 602 thereon. The underlayer 602 may be an insulating material, for example, such as silicon dioxide (SiO2) or silicon nitride (SiN). The underlayer 602 may be formed using conventional deposition techniques.
  • [0052]
    Referring to FIG. 5B, a gate metal layer 604 a is deposited on the underlayer 602. The gate metal layer 604 a is an electrically conductive layer that controls the movement of charge carriers within the thin film transistor. The gate metal layer 604 a may comprise a metal such as, for example, aluminum (Al), tungsten (W), chromium (Cr) and molybdenum (Mo), among others. The gate metal layer 604 a may be deposited using an embodiment of the cyclical deposition techniques as described above with reference to FIGS. 3-4. The gate metal layer 604 a may be formed to a thickness in the range of about 1000 Angstroms to about 5000 Angstroms.
  • [0053]
    One or more gates 604 are formed in the gate metal layer 604 a as shown in FIG. 5C. The one or more gates 604 may be formed using conventional lithography and etching techniques.
  • [0054]
    A gate dielectric layer 608 is formed on the one or more gates 604. The gate dielectric layer 608 may comprise, for example, silicon dioxide (SiO2), silicon nitride (SiN), aluminum oxide (Al2O3) and tantalum oxide (Ta2O5), among others. Typically the gate dielectric layer 608 has a thickness in the range of about 20 Angstroms to about 5000 Angstroms.
  • [0055]
    A bulk semiconductor layer 610 is deposited on the gate dielectric layer 608. The bulk semiconductor layer 610 may be formed using conventional deposition techniques. The bulk semiconductor layer 610 may comprise, for example, amorphous silicon. The bulk semiconductor layer 610 may be have a thickness within a range of about 20 Angstroms to about 2000 Angstroms.
  • [0056]
    An etch stop layer 612 may be deposited on the bulk semiconductor layer 610. The etch stop layer 612 may comprise an insulating material. The etch stop layer 612 may be formed using, for example, plasma enhanced chemical vapor deposition, chemical vapor deposition, physical vapor deposition, or other conventional methods known to the art. The etch stop layer 612 and the bulk semiconductor layer 610 are lithographically patterned and etched using conventional techniques.
  • [0057]
    A doped semiconductor layer 614 is formed on the patterned etch stop layer 612 and the bulk semiconductor layer 610. The doped semiconductor layer 614 may comprise, for example, silicon. The doped semiconductor layer 614 may be deposited to a thickness within a range of about 10 Angstroms to about 100 Angstroms. The doped semiconductor layer 614 contacts portions of the bulk semiconductor layer 610, forming a semiconductor junction.
  • [0058]
    A transparent conductor layer 616 is formed on portions of the gate dielectric layer 608 and the doped semiconductor layer 614. The transparent conductor layer 616 comprises a material that is generally optically transparent in the visible spectrum and is electrically conductive. The transparent conductor layer 616 may comprise, for example, indium tin oxide (ITO), zinc oxide, among others. The transparent conductor layer 616 is lithographically patterned and etched using conventional techniques.
  • [0059]
    A conductive layer 618 is formed on the doped semiconductor layer 614 and the transparent conductor layer 616. The conductive layer 618 may comprise a metal such as, for example, aluminum (Al), tungsten (W), molybdenum (Mo), chromium (Cr), tantalum (Ta), and combinations thereof, among others. The conductive layer 618 may be formed using an embodiment of the cyclical deposition techniques as described above with reference to FIGS. 3-4. The conductive layer 618 may be formed to a thickness in the range of about 1000 Angstroms to about 5000 Angstroms.
  • [0060]
    Both the conductive layer 618 and the doped semiconductor layer 614 may be lithographically patterned to define a source region 614 a and a drain region 614 b as well as a source contact 618 a and a drain contact 618 b. The source 614 a and drain 614 b regions of the thin film transistor are separated from one another by the stop etch layer 612.
  • [0061]
    Thereafter, a passivation layer 620 may be deposited atop the substrate structure 650. The passivation layer 620 conformably coats exposed surfaces of gate dielectric layer 608, source contact 618 a, drain contact 618 band etch stop layer 612. The passivation layer 620 is generally an insulator and may comprise, for example, silicon oxide or silicon nitride. The passivation layer 620 may be formed using conventional deposition techniques.
  • [0062]
    2. Top-Gate Thin Film Transistor
  • [0063]
    FIGS. 6A-6C illustrate cross-sectional schematic views of substrate structure 750 during different stages of a top-gate thin film transistor fabrication sequence incorporating a gate metal layer formed using a cyclical deposition process. The top-gate thin film transistor may be, for example, a metal-oxide-semiconductor field effect transistor (MOSFET) or a junction field effect transistor (JFET). This transistor fabrication sequence is for a switch in an active matrix liquid crystal display (AMLCD) and this process depicts the formation of one of an array of switches used in an AMLCD.
  • [0064]
    [0064]FIG. 6A, for example, illustrates a cross-sectional view of a substrate 700. The substrate may comprise a material that is essentially optically transparent in the visible spectrum, such as, for example, glass or clear plastic, including soda-lime glass, borosilicate glass, or quartz. The substrate may have an underlayer 702 thereon. The underlayer 702 may be an insulating material, such as, for example, silicon dioxide (SiO2) or silicon nitride (SiN).
  • [0065]
    A doped semiconductor layer 704 is deposited on the underlayer 702. The doped semiconductor layer 704 may comprise silicon. The doped semiconductor layer 704 includes n-type doped regions 704 n and p-type doped regions 704 p. The interfaces between n-type doped regions 704 n and p-type doped regions 704 p are semiconductor junctions that support the ability of the thin film transistor (TFT) to act as a switching device.
  • [0066]
    A gate dielectric layer 708 is deposited on the n-type doped regions 704n and the p-type doped regions 704 p. The gate dielectric layer 708 may comprise, for example, silicon oxide (SiO), aluminum oxide (Al2O3), and tantalum pentoxide (Ta2O5), among others. The gate dielectric layer 708 may be formed using conventional deposition processes.
  • [0067]
    Referring to FIG. 6B, a gate metal layer 710 a is deposited on the gate dielectric layer 708. The gate metal layer 710 a comprises an electrically conductive layer that controls the movement of charge carriers within the thin film transistor. The gate metal layer 710 a may comprise a metal such as, for example, aluminum (Al), tungsten (W), chromium (Cr), molybdenum (Mo), or combinations thereof, among others.
  • [0068]
    The gate metal layer 710 a may be formed using an embodiment of the cyclical deposition techniques as described above with reference to FIGS. 3-4. The gate metal layer 710 a may be formed to a thickness in the range of about 1000 Angstroms to about 5000 Angstroms. After deposition the gate metal layer is patterned to define gates using conventional lithography and etching techniques.
  • [0069]
    One or more gates 710 are formed in the gate metal layer 710 a as shown in FIG. 6C. The one or more gates 710 may be formed using conventional lithography and etching techniques.
  • [0070]
    After the gates 710 are formed, an interlayer dielectric 712 is formed thereon. The interlayer dielectric 712 may comprise, for example, an oxide such as silicon dioxide. The interlayer dielectric 712 may be formed using conventional deposition processes.
  • [0071]
    The interlayer dielectric 712 is patterned to expose the n-type doped regions 704 n and the p-type doped regions 704 p. The patterned regions of the interlayer dielectric 712 are filled with a conductive material to form contacts 720. The contacts 720 may comprise a metal such as, for example, aluminum (Al), tungsten (W), molybdenum (Mo) and chromium (Cr), among others. The contacts 720 may be formed using an embodiment of the cyclical deposition techniques as described above with reference to FIGS. 3-4.
  • [0072]
    Thereafter, a passivation layer 722 may be formed thereon in order to protect and encapsulate a completed thin film transistor 725. The passivation layer 722 is generally an insulator and may comprise, for example, silicon oxide or silicon nitride. The passivation layer 722 may be formed using conventional deposition techniques.
  • [0073]
    It is within the scope of the invention to form other devices that have configurations of semiconductor layers that are different from those described above with reference to FIGS. 5-6. For example, the switch for an AMLCD may be any variety of bipolar or unipolar transistor devices wherein a gate metal layer is deposited using the cyclical deposition process described herein.
  • [0074]
    While the foregoing is directed to the preferred embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4389973 *Dec 11, 1981Jun 28, 1983Oy Lohja AbApparatus for performing growth of compound thin films
US4727044 *Sep 29, 1986Feb 23, 1988Semiconductor Energy Laboratory Co., Ltd.Method of making a thin film transistor with laser recrystallized source and drain
US4767494 *Sep 19, 1986Aug 30, 1988Nippon Telegraph & Telephone CorporationPreparation process of compound semiconductor
US4806321 *Jul 25, 1985Feb 21, 1989Research Development Corporation Of JapanUse of infrared radiation and an ellipsoidal reflection mirror
US4813846 *Apr 29, 1987Mar 21, 1989Leybold-Heraeus GmbhInserting device for vacuum apparatus
US4829022 *Dec 9, 1986May 9, 1989Nippon Telegraph And Telephone CorporationMethod for forming thin films of compound semiconductors by flow rate modulation epitaxy
US4834831 *Sep 4, 1987May 30, 1989Research Development Corporation Of JapanMethod for growing single crystal thin films of element semiconductor
US4838983 *Mar 18, 1988Jun 13, 1989Emcore, Inc.Gas treatment apparatus and method
US4838993 *Dec 3, 1987Jun 13, 1989Seiko Instruments Inc.Method of fabricating MOS field effect transistor
US4840921 *Jun 30, 1988Jun 20, 1989Nec CorporationProcess for the growth of III-V group compound semiconductor crystal on a Si substrate
US4845049 *Mar 28, 1988Jul 4, 1989Nec CorporationDoping III-V compound semiconductor devices with group VI monolayers using ALE
US4859625 *Nov 20, 1987Aug 22, 1989Research Development Corporation of Japan, Junichi Nishizawa and Oki Electric Industry Co., Ltd.Method for epitaxial growth of compound semiconductor using MOCVD with molecular layer epitaxy
US4859627 *Jul 1, 1988Aug 22, 1989Nec CorporationGroup VI doping of III-V semiconductors during ALE
US4861417 *Mar 24, 1988Aug 29, 1989Fujitsu LimitedMethod of growing group III-V compound semiconductor epitaxial layer
US4917556 *May 26, 1989Apr 17, 1990Varian Associates, Inc.Modular wafer transport and processing system
US4927670 *Jun 22, 1988May 22, 1990Georgia Tech Research CorporationChemical vapor deposition of mixed metal oxide coatings
US4931132 *Oct 7, 1988Jun 5, 1990Bell Communications Research, Inc.Optical control of deposition of crystal monolayers
US4993357 *Dec 21, 1988Feb 19, 1991Cs Halbleiter -Und Solartechnologie GmbhApparatus for atomic layer epitaxial growth
US5000113 *Dec 19, 1986Mar 19, 1991Applied Materials, Inc.Thermal CVD/PECVD reactor and use for thermal chemical vapor deposition of silicon dioxide and in-situ multi-step planarized process
US5013683 *Jan 23, 1989May 7, 1991The Regents Of The University Of CaliforniaMethod for growing tilted superlattices
US5028565 *Aug 25, 1989Jul 2, 1991Applied Materials, Inc.Process for CVD deposition of tungsten layer on semiconductor wafer
US5082798 *Sep 27, 1990Jan 21, 1992Mitsubishi Denki Kabushiki KaishaCrystal growth method
US5085885 *Sep 10, 1990Feb 4, 1992University Of DelawarePlasma-induced, in-situ generation, transport and use or collection of reactive precursors
US5091320 *Jun 15, 1990Feb 25, 1992Bell Communications Research, Inc.Ellipsometric control of material growth
US5130269 *Apr 25, 1989Jul 14, 1992Fujitsu LimitedHetero-epitaxially grown compound semiconductor substrate and a method of growing the same
US5186718 *Apr 15, 1991Feb 16, 1993Applied Materials, Inc.Staged-vacuum wafer processing system and method
US5205077 *Aug 28, 1991Apr 27, 1993Peter Wolters AgApparatus for controlling operation of a lapping, honing or polishing machine
US5225366 *Jun 22, 1990Jul 6, 1993The United States Of America As Represented By The Secretary Of The NavyApparatus for and a method of growing thin films of elemental semiconductors
US5278435 *Jun 8, 1992Jan 11, 1994Apa Optics, Inc.High responsivity ultraviolet gallium nitride detector
US5281274 *Feb 4, 1993Jan 25, 1994The United States Of America As Represented By The Secretary Of The NavyAtomic layer epitaxy (ALE) apparatus for growing thin films of elemental semiconductors
US5286296 *Jan 9, 1992Feb 15, 1994Sony CorporationMulti-chamber wafer process equipment having plural, physically communicating transfer means
US5290748 *Jul 16, 1992Mar 1, 1994Neste OyPolymerization catalyst for olefines
US5294286 *Jan 12, 1993Mar 15, 1994Research Development Corporation Of JapanProcess for forming a thin film of silicon
US5296403 *Oct 23, 1992Mar 22, 1994Research Development Corp. Of JapanMethod of manufacturing a static induction field-effect transistor
US5300186 *Apr 7, 1992Apr 5, 1994Fujitsu LimitedHetero-epitaxially grown compound semiconductor substrate and a method of growing the same
US5306935 *Jun 17, 1992Apr 26, 1994Texas Instruments IncorporatedMethod of forming a nonvolatile stacked memory
US5311055 *Nov 22, 1991May 10, 1994The United States Of America As Represented By The Secretary Of The NavyTrenched bipolar transistor structures
US5316615 *Mar 9, 1993May 31, 1994International Business Machines CorporationSurfactant-enhanced epitaxy
US5316793 *Jul 27, 1992May 31, 1994Texas Instruments IncorporatedDirected effusive beam atomic layer epitaxy system and method
US5330610 *May 28, 1993Jul 19, 1994Martin Marietta Energy Systems, Inc.Method of digital epilaxy by externally controlled closed-loop feedback
US5395791 *Oct 20, 1993Mar 7, 1995Minnesota Mining And Manufacturing CompanyGrowth of II VI laser diodes with quantum wells by atomic layer epitaxy and migration enhanced epitaxy
US5480818 *Feb 9, 1993Jan 2, 1996Fujitsu LimitedMethod for forming a film and method for manufacturing a thin film transistor
US5483919 *Aug 17, 1994Jan 16, 1996Nippon Telegraph And Telephone CorporationAtomic layer epitaxy method and apparatus
US5484664 *Jan 21, 1994Jan 16, 1996Fujitsu LimitedHetero-epitaxially grown compound semiconductor substrate
US5503875 *Mar 17, 1994Apr 2, 1996Tokyo Electron LimitedFilm forming method wherein a partial pressure of a reaction byproduct in a processing container is reduced temporarily
US5521126 *Jun 22, 1994May 28, 1996Nec CorporationMethod of fabricating semiconductor devices
US5527733 *Feb 18, 1994Jun 18, 1996Seiko Instruments Inc.Impurity doping method with adsorbed diffusion source
US5532511 *Mar 23, 1995Jul 2, 1996Research Development Corp. Of JapanSemiconductor device comprising a highspeed static induction transistor
US5540783 *May 26, 1994Jul 30, 1996Martin Marietta Energy Systems, Inc.Apparatus for externally controlled closed-loop feedback digital epitaxy
US5601651 *Dec 14, 1994Feb 11, 1997Fujitsu LimitedFlow control valve for use in fabrication of semiconductor devices
US5609689 *Jun 3, 1996Mar 11, 1997Tokyo Electron LimitedVacuum process apparaus
US5616181 *Nov 21, 1995Apr 1, 1997Mitsubishi Denki Kabushiki KaishaMBE apparatus and gas branch piping apparatus
US5637530 *Jun 10, 1996Jun 10, 1997U.S. Philips CorporationII-VI compound semiconductor epitaxial layers having low defects, method for producing and devices utilizing same
US5641984 *Aug 19, 1994Jun 24, 1997General Electric CompanyHermetically sealed radiation imager
US5644128 *Aug 25, 1994Jul 1, 1997IonwerksFast timing position sensitive detector
US5705224 *Jan 31, 1995Jan 6, 1998Kokusai Electric Co., Ltd.Vapor depositing method
US5707880 *Jan 17, 1997Jan 13, 1998General Electric CompanyHermetically sealed radiation imager
US5711811 *Nov 28, 1995Jan 27, 1998Mikrokemia OyMethod and equipment for growing thin films
US5730801 *Aug 23, 1994Mar 24, 1998Applied Materials, Inc.Compartnetalized substrate processing chamber
US5730802 *Dec 27, 1996Mar 24, 1998Sharp Kabushiki KaishaVapor growth apparatus and vapor growth method capable of growing good productivity
US5747113 *Jul 29, 1996May 5, 1998Tsai; Charles Su-ChangMethod of chemical vapor deposition for producing layer variation by planetary susceptor rotation
US5749974 *Jul 13, 1995May 12, 1998Shin-Etsu Handotai Co., Ltd.Method of chemical vapor deposition and reactor therefor
US5855675 *Mar 3, 1997Jan 5, 1999Genus, Inc.Multipurpose processing chamber for chemical vapor deposition processes
US5855680 *Nov 28, 1995Jan 5, 1999Neste OyApparatus for growing thin films
US5856219 *Aug 18, 1997Jan 5, 1999Matsushita Electric Industrial Co., Ltd.Method of fabricating a high-density dynamic random-access memory
US5858102 *Feb 14, 1998Jan 12, 1999Tsai; Charles Su-ChangApparatus of chemical vapor for producing layer variation by planetary susceptor rotation
US5866213 *Jul 19, 1997Feb 2, 1999Tokyo Electron LimitedMethod for producing thin films by low temperature plasma-enhanced chemical vapor deposition using a rotating susceptor reactor
US5866795 *Mar 17, 1997Feb 2, 1999Applied Materials, Inc.Liquid flow rate estimation and verification by direct liquid measurement
US5879459 *Aug 29, 1997Mar 9, 1999Genus, Inc.Vertically-stacked process reactor and cluster tool system for atomic layer deposition
US5882165 *Sep 10, 1997Mar 16, 1999Applied Materials, Inc.Multiple chamber integrated process system
US5882413 *Jul 11, 1997Mar 16, 1999Brooks Automation, Inc.Substrate processing apparatus having a substrate transport with a front end extension and an internal substrate buffer
US5904565 *Jul 17, 1997May 18, 1999Sharp Microelectronics Technology, Inc.Low resistance contact between integrated circuit metal levels and method for same
US5916365 *Aug 16, 1996Jun 29, 1999Sherman; ArthurSequential chemical vapor deposition
US5923056 *Mar 12, 1998Jul 13, 1999Lucent Technologies Inc.Electronic components with doped metal oxide dielectric materials and a process for making electronic components with doped metal oxide dielectric materials
US5923985 *Jan 14, 1997Jul 13, 1999Seiko Instruments Inc.MOS field effect transistor and its manufacturing method
US5925574 *Apr 10, 1992Jul 20, 1999Seiko Instruments Inc.Method of producing a bipolar transistor
US5928389 *Oct 21, 1996Jul 27, 1999Applied Materials, Inc.Method and apparatus for priority based scheduling of wafer processing within a multiple chamber semiconductor wafer processing tool
US6015590 *Nov 28, 1995Jan 18, 2000Neste OyMethod for growing thin films
US6025627 *May 29, 1998Feb 15, 2000Micron Technology, Inc.Alternate method and structure for improved floating gate tunneling devices
US6036773 *Mar 27, 1997Mar 14, 2000Agency Of Industrial Science & Technology, Ministry Of International Trade & IndustryMethod for growing Group III atomic layer
US6042652 *Sep 7, 1999Mar 28, 2000P.K. LtdAtomic layer deposition apparatus for depositing atomic layer on multiple substrates
US6043177 *Jan 21, 1997Mar 28, 2000University Technology CorporationModification of zeolite or molecular sieve membranes using atomic layer controlled chemical vapor deposition
US6051286 *Aug 22, 1997Apr 18, 2000Applied Materials, Inc.High temperature, high deposition rate process and apparatus for depositing titanium layers
US6062798 *Jun 13, 1996May 16, 2000Brooks Automation, Inc.Multi-level substrate processing apparatus
US6071808 *Jun 23, 1999Jun 6, 2000Lucent Technologies Inc.Method of passivating copper interconnects in a semiconductor
US6077571 *Dec 19, 1995Jun 20, 2000The Research Foundation Of State University Of New YorkConformal pure and doped aluminum coatings and a methodology and apparatus for their preparation
US6084302 *Dec 26, 1995Jul 4, 2000Micron Technologies, Inc.Barrier layer cladding around copper interconnect lines
US6086677 *Jun 16, 1998Jul 11, 2000Applied Materials, Inc.Dual gas faceplate for a showerhead in a semiconductor wafer processing system
US6174377 *Jan 4, 1999Jan 16, 2001Genus, Inc.Processing chamber for atomic layer deposition processes
US6174809 *Dec 15, 1998Jan 16, 2001Samsung Electronics, Co., Ltd.Method for forming metal layer using atomic layer deposition
US6200893 *Mar 11, 1999Mar 13, 2001Genus, IncRadical-assisted sequential CVD
US6203613 *Oct 19, 1999Mar 20, 2001International Business Machines CorporationAtomic layer deposition with nitrate containing precursors
US6206967 *Jun 14, 2000Mar 27, 2001Applied Materials, Inc.Low resistivity W using B2H6 nucleation step
US6207302 *Mar 2, 1998Mar 27, 2001Denso CorporationElectroluminescent device and method of producing the same
US6248605 *Jun 2, 1999Jun 19, 2001Planar Systems Inc.Method of growing thin film electroluminescent structures
US6372598 *Jun 16, 1999Apr 16, 2002Samsung Electronics Co., Ltd.Method of forming selective metal layer and method of forming capacitor and filling contact hole using the same
US6391785 *Aug 23, 2000May 21, 2002Interuniversitair Microelektronica Centrum (Imec)Method for bottomless deposition of barrier layers in integrated circuit metallization schemes
US20010000866 *Nov 29, 2000May 10, 2001Ofer SnehApparatus and concept for minimizing parasitic chemical vapor deposition during atomic layer deposition
US20010009140 *Jan 25, 2001Jul 26, 2001Niklas BondestamApparatus for fabrication of thin films
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6794287Mar 20, 2003Sep 21, 2004Asm International NvProcess for growing metal or metal carbide thin films utilizing boron-containing reducing agents
US6800552Sep 17, 2002Oct 5, 2004Asm International, N.V.Deposition of transition metal carbides
US6821889Jul 30, 2002Nov 23, 2004Asm International N.V.Production of elemental thin films using a boron-containing reducing agent
US6831004Mar 13, 2003Dec 14, 2004Applied Materials, Inc.Formation of boride barrier layers using chemisorption techniques
US6902763Oct 16, 2000Jun 7, 2005Asm International N.V.Method for depositing nanolaminate thin films on sensitive surfaces
US6986914Sep 12, 2002Jan 17, 2006Asm International N.V.Metal nitride deposition by ALD with reduction pulse
US7144809Nov 16, 2004Dec 5, 2006Asm International N.V.Production of elemental films using a boron-containing reducing agent
US7329590Oct 19, 2004Feb 12, 2008Asm International N.V.Method for depositing nanolaminate thin films on sensitive surfaces
US7405143Mar 25, 2004Jul 29, 2008Asm International N.V.Method for fabricating a seed layer
US7410666Nov 22, 2005Aug 12, 2008Asm International N.V.Metal nitride carbide deposition by ALD
US7485340Dec 5, 2006Feb 3, 2009Asm International N.V.Production of elemental films using a boron-containing reducing agent
US7659158Mar 31, 2008Feb 9, 2010Applied Materials, Inc.Atomic layer deposition processes for non-volatile memory devices
US7666474May 7, 2008Feb 23, 2010Asm America, Inc.Plasma-enhanced pulsed deposition of metal carbide films
US7670945Dec 29, 2008Mar 2, 2010Applied Materials, Inc.In situ deposition of a low κ dielectric layer, barrier layer, etch stop, and anti-reflective coating for damascene application
US7674715Dec 16, 2008Mar 9, 2010Applied Materials, Inc.Method for forming tungsten materials during vapor deposition processes
US7682946Nov 6, 2006Mar 23, 2010Applied Materials, Inc.Apparatus and process for plasma-enhanced atomic layer deposition
US7695563Jan 8, 2007Apr 13, 2010Applied Materials, Inc.Pulsed deposition process for tungsten nucleation
US7709385Dec 16, 2008May 4, 2010Applied Materials, Inc.Method for depositing tungsten-containing layers by vapor deposition techniques
US7713874May 2, 2007May 11, 2010Asm America, Inc.Periodic plasma annealing in an ALD-type process
US7732325Jan 5, 2009Jun 8, 2010Applied Materials, Inc.Plasma-enhanced cyclic layer deposition process for barrier layers
US7732327Sep 26, 2008Jun 8, 2010Applied Materials, Inc.Vapor deposition of tungsten materials
US7745329Aug 20, 2008Jun 29, 2010Applied Materials, Inc.Tungsten nitride atomic layer deposition processes
US7745333Jul 24, 2008Jun 29, 2010Applied Materials, Inc.Methods for depositing tungsten layers employing atomic layer deposition techniques
US7749815Jun 26, 2007Jul 6, 2010Applied Materials, Inc.Methods for depositing tungsten after surface treatment
US7749871Nov 28, 2005Jul 6, 2010Asm International N.V.Method for depositing nanolaminate thin films on sensitive surfaces
US7794544Oct 26, 2007Sep 14, 2010Applied Materials, Inc.Control of gas flow and delivery to suppress the formation of particles in an MOCVD/ALD system
US7798096May 5, 2006Sep 21, 2010Applied Materials, Inc.Plasma, UV and ion/neutral assisted ALD or CVD in a batch tool
US7846840Dec 22, 2009Dec 7, 2010Applied Materials, Inc.Method for forming tungsten materials during vapor deposition processes
US7850779Nov 6, 2006Dec 14, 2010Applied Materisals, Inc.Apparatus and process for plasma-enhanced atomic layer deposition
US7867914Jun 29, 2007Jan 11, 2011Applied Materials, Inc.System and method for forming an integrated barrier layer
US7964505May 15, 2008Jun 21, 2011Applied Materials, Inc.Atomic layer deposition of tungsten materials
US8043907Jan 14, 2010Oct 25, 2011Applied Materials, Inc.Atomic layer deposition processes for non-volatile memory devices
US8110489Apr 11, 2007Feb 7, 2012Applied Materials, Inc.Process for forming cobalt-containing materials
US8187970Dec 15, 2010May 29, 2012Applied Materials, Inc.Process for forming cobalt and cobalt silicide materials in tungsten contact applications
US8268409Oct 16, 2007Sep 18, 2012Asm America, Inc.Plasma-enhanced deposition of metal carbide films
US8282992Oct 26, 2007Oct 9, 2012Applied Materials, Inc.Methods for atomic layer deposition of hafnium-containing high-K dielectric materials
US8343279May 12, 2005Jan 1, 2013Applied Materials, Inc.Apparatuses for atomic layer deposition
US8563424Apr 26, 2012Oct 22, 2013Applied Materials, Inc.Process for forming cobalt and cobalt silicide materials in tungsten contact applications
US8673702 *Aug 4, 2006Mar 18, 2014Creator Technology B.V.Field shield dielectric as a mask during semiconductor ink jet printing
US8841182Mar 14, 2013Sep 23, 2014Asm Ip Holding B.V.Silane and borane treatments for titanium carbide films
US8846550Mar 14, 2013Sep 30, 2014Asm Ip Holding B.V.Silane or borane treatment of metal thin films
US8993055Oct 27, 2006Mar 31, 2015Asm International N.V.Enhanced thin film deposition
US9032906Oct 16, 2007May 19, 2015Applied Materials, Inc.Apparatus and process for plasma-enhanced atomic layer deposition
US9051641Aug 29, 2008Jun 9, 2015Applied Materials, Inc.Cobalt deposition on barrier surfaces
US9111749Jun 10, 2014Aug 18, 2015Asm Ip Holdings B.V.Silane or borane treatment of metal thin films
US9115287 *Nov 6, 2012Aug 25, 2015Samsung Display Co., Ltd.Composition for manufacturing oxide semiconductor and method for manufacturing thin-film transistor substrate using the same
US9127351Feb 13, 2013Sep 8, 2015Asm International N.V.Enhanced thin film deposition
US9209074May 20, 2015Dec 8, 2015Applied Materials, Inc.Cobalt deposition on barrier surfaces
US9236247Aug 18, 2014Jan 12, 2016Asm Ip Holding B.V.Silane and borane treatments for titanium carbide films
US9394609Feb 12, 2015Jul 19, 2016Asm Ip Holding B.V.Atomic layer deposition of aluminum fluoride thin films
US9583348Jan 4, 2016Feb 28, 2017Asm Ip Holding B.V.Silane and borane treatments for titanium carbide films
US9631272Nov 1, 2013Apr 25, 2017Asm America, Inc.Atomic layer deposition of metal carbide films using aluminum hydrocarbon compounds
US20020187256 *Jul 30, 2002Dec 12, 2002Kai-Erik ElersMethod of producing elemental thin films
US20030031807 *Sep 17, 2002Feb 13, 2003Kai-Erik ElersDeposition of transition metal carbides
US20040053645 *Sep 13, 2002Mar 18, 2004Cyril BrignoneDefining a smart area
US20050064098 *Nov 16, 2004Mar 24, 2005Kai-Erik ElersProduction of elemental films using a boron-containing reducing agent
US20050106877 *Oct 19, 2004May 19, 2005Kai-Erik ElersMethod for depositing nanolaminate thin films on sensitive surfaces
US20060078679 *Nov 22, 2005Apr 13, 2006Kai ElersMetal nitride carbide deposition by ALD
US20060079090 *Nov 28, 2005Apr 13, 2006Kai-Erik ElersMethod for depositing nanolaminate thin films on sensitive surfaces
US20070218688 *May 15, 2007Sep 20, 2007Ming XiMethod for depositing tungsten-containing layers by vapor deposition techniques
US20080113110 *Oct 16, 2007May 15, 2008Asm America, Inc.Plasma-enhanced deposition of metal carbide films
US20090065782 *Aug 4, 2006Mar 12, 2009Fredericus Johannes TouwslagerField shield dielectric as a mask during semiconductor ink jet printing
US20090160751 *May 29, 2008Jun 25, 2009Tpo Displays Corp.Pixel design for active matrix display
US20100227459 *Aug 9, 2006Sep 9, 2010Tokyo Electron LimitedMethod for forming w-based film, method for forming gate electrode, and method for manufacturing semiconductor device
US20130171779 *Nov 6, 2012Jul 4, 2013Industry-Academic Cooperation Foundation, Yonsei UniversityComposition for manufacturing oxide semiconductor and method for manufacturing thin-film transistor substrate using the same
Classifications
U.S. Classification438/30, 257/E21.413, 257/E21.171, 438/158, 257/E21.414
International ClassificationH01L21/285, C23C16/44, C23C16/455, C23C16/06, H01L21/336, H01L21/84, H01L21/77, H01L27/12
Cooperative ClassificationH01L27/124, H01L21/28562, C23C16/45525, C23C16/06, H01L29/66765, H01L29/66757
European ClassificationH01L29/66M6T6F15A2, H01L29/66M6T6F15A3, C23C16/06, H01L21/285B4H2, C23C16/455F2
Legal Events
DateCodeEventDescription
Jul 19, 2002ASAssignment
Owner name: APPLIED MATERIALS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LAW, KAM;SHANG, QUANYUAN;HARSHBARGER, WILLIAM REID;AND OTHERS;REEL/FRAME:013123/0289;SIGNING DATES FROM 20020502 TO 20020510