US20040002195A1 - Methods and systems for fabricating nanopores for single-electron devices and single-electron devices including nanopores - Google Patents
Methods and systems for fabricating nanopores for single-electron devices and single-electron devices including nanopores Download PDFInfo
- Publication number
- US20040002195A1 US20040002195A1 US10/180,572 US18057202A US2004002195A1 US 20040002195 A1 US20040002195 A1 US 20040002195A1 US 18057202 A US18057202 A US 18057202A US 2004002195 A1 US2004002195 A1 US 2004002195A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- spacer region
- nanopore
- spaced apart
- cover layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 35
- 125000006850 spacer group Chemical group 0.000 claims abstract description 113
- 239000002105 nanoparticle Substances 0.000 claims abstract description 72
- 239000000758 substrate Substances 0.000 claims abstract description 47
- 238000001039 wet etching Methods 0.000 claims abstract description 29
- 239000002082 metal nanoparticle Substances 0.000 claims description 25
- 239000004065 semiconductor Substances 0.000 claims description 22
- ZMANZCXQSJIPKH-UHFFFAOYSA-N Triethylamine Chemical compound CCN(CC)CC ZMANZCXQSJIPKH-UHFFFAOYSA-N 0.000 claims description 18
- 238000004519 manufacturing process Methods 0.000 claims description 16
- 230000005641 tunneling Effects 0.000 claims description 16
- 239000013067 intermediate product Substances 0.000 claims description 11
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 claims description 10
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 10
- 239000002253 acid Substances 0.000 claims description 8
- PIICEJLVQHRZGT-UHFFFAOYSA-N Ethylenediamine Chemical compound NCCN PIICEJLVQHRZGT-UHFFFAOYSA-N 0.000 claims description 6
- 229940086542 triethylamine Drugs 0.000 claims description 6
- 229910000147 aluminium phosphate Inorganic materials 0.000 claims description 5
- 150000001412 amines Chemical class 0.000 claims description 5
- 239000011230 binding agent Substances 0.000 claims description 5
- 239000012491 analyte Substances 0.000 claims description 4
- 230000009870 specific binding Effects 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 64
- 239000000243 solution Substances 0.000 description 27
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000001419 dependent effect Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 238000004377 microelectronic Methods 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000003929 acidic solution Substances 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000012552 review Methods 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- -1 Hydrogen Chemical class 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002378 acidificating effect Effects 0.000 description 1
- 230000027455 binding Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- UHYPYGJEEGLRJD-UHFFFAOYSA-N cadmium(2+);selenium(2-) Chemical compound [Se-2].[Cd+2] UHYPYGJEEGLRJD-UHFFFAOYSA-N 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000006056 electrooxidation reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- ALPIESLRVWNLAX-UHFFFAOYSA-N hexane-1,1-dithiol Chemical compound CCCCCC(S)S ALPIESLRVWNLAX-UHFFFAOYSA-N 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000002159 nanocrystal Substances 0.000 description 1
- 239000002086 nanomaterial Substances 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920006254 polymer film Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000002096 quantum dot Substances 0.000 description 1
- 239000013545 self-assembled monolayer Substances 0.000 description 1
- 238000001338 self-assembly Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/7613—Single electron transistors; Coulomb blockade devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N99/00—Subject matter not provided for in other groups of this subclass
- H10N99/05—Quantum devices, e.g. quantum interference devices, metal single electron transistors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/962—Quantum dots and lines
Definitions
- This invention relates to microelectronic devices and fabrication methods and systems therefor, and more particularly to single-electron devices and fabrication methods and systems therefor.
- Single-Electron Transistor (SET) devices and fabrication methods and systems are being widely investigated for high density and/or high performance microelectronic devices.
- single-electron transistors use single-electron nanoelectronics that can operate based on the flow of single-electrons through nanometer-sized particles, also referred to as nanoparticles, nanoclusters or quantum dots.
- a single-electron transistor can be similar in general principle to a conventional Field Effect Transistor (FET), such as a conventional Metal Oxide Semiconductor FET (MOSFET), in a single-electron transistor, transfer of electrons may take place based on the tunneling of single-electrons through the nanoparticles.
- FET Field Effect Transistor
- MOSFET Metal Oxide Semiconductor FET
- Single-electron transistors are described, for example, in U.S. Pat. Nos. 5,420,746; 5,646,420; 5,844,834; 6,057,556 and 6,159,620, and in publications by the present inventor Brousseau, III et al., entitled pH - Gated Single - Electron Tunneling in Chemically Modified Gold Nanoclusters , Journal of the American Chemical Society, Vol. 120, No.
- Embodiments of these chemically-gated single-electron transistors include source and drain electrodes on a substrate and a nanoparticle between the source and drain electrodes, that has a spatial dimension of a magnitude of approximately 12 nm or less.
- An analyte-specific binding agent is disposed on a surface of the nanoparticle. A binding event occurring between a target analyte and the binding agent causes a detectable change in the characteristics of the single-electron transistor.
- Embodiments of the present invention provide methods and systems for fabricating nanopores for single-electron devices and single-electron devices that include nanopores.
- the nanopores may be used as templates for placing of a desired number and/or type of nanoparticles at a desired location in the devices.
- single-electron devices may be fabricated, according to some embodiments of the present invention, by providing on a substrate, a plurality of spaced apart electrode regions, a spacer region therebetween, and a cover layer on the spaced apart electrode regions and on the spacer region.
- a wet etching solution is contacted to the cover layer.
- At least one of the spaced apart electrode regions is energized, to selectively wet etch the cover layer adjacent the spacer region and define a nanopore in the cover layer adjacent the spacer region.
- At least one nanoparticle is placed in the nanopore.
- the spacer region is less than about 20 nm thick, and the nanopore is less than about 20 nm wide.
- the nanopore is about 10 nm wide and about 10 nm thick. Accordingly, some embodiments of the present invention can allow small dimensioned nanopores to be aligned to a buried spacer region.
- the etching solution is an acid or a base.
- the base is a weak base solution having a pH of less than about 14.
- the weak base solution comprises an amine.
- the weak base solution comprises ethylene diamine and/or triethyl amine.
- the acid is sulfuric acid and/or phosphoric acid. Other acidic or basic etching solutions may be used.
- Still other embodiments provide a counter electrode that is adjacent and spaced apart from the spacer region, and contact the wet etching solution to the cover layer and to the counter electrode. At least one of the spaced apart electrode regions and the counter electrode is energized to selectively wet etch the cover layer adjacent the spacer region and define the nanopore in the cover layer adjacent the spacer region.
- the counter electrode and at least one of the spaced apart electrode regions are energized by applying a Direct Current (DC) voltage therebetween.
- DC Direct Current
- AC Alternating Current
- the plurality of spaced apart electrode regions and the spacer region therebetween may be provided on a substrate using conventional photolithography techniques.
- Other embodiments of the invention can provide a plurality of spaced apart electrode regions and a spacer region therebetween using methods and structures that are described in application Ser. No. 09/905,319, to Brousseau, III, filed Jul. 13, 2001, and entitled Single - Electron Transistors and Fabrication Methods in Which the Thickness of An Insulating Layer Defines Spacing Between Electrodes , the disclosure of which is hereby incorporated herein by reference in its entirety as if set forth fully herein.
- a first electrode is formed on the substrate.
- An insulating layer is conformally formed on the first electrode.
- a second electrode is conformally formed on the insulating layer opposite the first electrode, such that the first electrode and the second electrode define the plurality of spaced apart electrode regions and the insulating layer therebetween defines the spacer region.
- Still other embodiments can provide the plurality of spaced apart electrode regions and the spacer region therebetween using structures and methods that are described in application Ser. No. 09/905,471, to Brousseau, III, filed Jul. 13, 2001, and entitled Single - Electron Transistors and Fabrication Methods in Which a Projecting Feature Defines Spacing Between Electrodes , the disclosure of which is hereby incorporated herein by reference in its entirety as if set forth fully herein.
- a projecting feature is formed on a substrate that projects from a face thereof.
- a first electrode is formed on the projecting feature.
- a second electrode is formed on the projecting feature and is spaced apart from the first electrode, such that the first electrode and the second electrode define the plurality of spaced apart electrode regions and the projecting feature therebetween defines the spacer region.
- the projecting feature can project inwardly or outwardly from the face.
- Embodiments of the present invention may be used to fabricate many types of single-electron devices.
- an outer electrode region is formed on the layer and extends across the nanopore. These embodiments can provide a single-electron transistor, wherein the plurality of spaced apart electrode regions define a source electrode and a drain electrode, and wherein the outer electrode region defines a gate electrode.
- the at least one nanoparticle can comprise at least one metal nanoparticle in the nanopore. Other nanoparticle(s) also may be used.
- the single-electron device is a resonant tunneling diode, and the plurality of spaced apart electrode regions are electrically connected together.
- the at least one nanoparticle comprises a first metal nanoparticle in the nanopore adjacent the spacer region, a semiconductor nanoparticle in the nanopore on the first metal nanoparticle opposite the spacer region and a second metal nanoparticle in the nanopore on the semiconductor nanoparticle opposite the first metal nanoparticle.
- Other configurations also may be used.
- the at least one nanoparticle comprises a first semiconductor nanoparticle in the nanopore adjacent the spacer region, a metal nanoparticle in the nanopore on the first semiconductor nanoparticle opposite the spacer region and a second semiconductor nanoparticle in the nanopore on the metal nanoparticle opposite the first semiconductor nanoparticle.
- Other configurations may be used.
- other single electron devices such as optoelectronic devices also may be fabricated.
- Single-electron devices can include a substrate, a plurality of spaced apart electrode regions, a spacer region therebetween on the substrate, and a cover layer on the spaced apart electrode regions and on the spacer region.
- the cover layer contains therein a nanopore adjacent the spacer region that is less than about 20 nm wide and less than about 20 nm deep. At least one nanoparticle is provided in the nanopore.
- Embodiments of the plurality of spaced apart electrode regions and the spacer region therebetween may be provided as were described above.
- Single-electron transistors, resonant tunneling diodes and nonvolatile memory cells may be provided as was described above.
- Intermediate product single-electron devices can comprise a substrate, a plurality of spaced apart electrode regions and a spacer region therebetween, on the substrate, and a cover layer on the spaced apart electrode regions and on the spacer region.
- the cover layer contains therein a nanopore adjacent the spacer region that is less than about 20 nm wide, and less than about 20 nm deep.
- a wet etching solution contacts the cover layer including the nanoparticle.
- Embodiments of the spaced apart electrode regions and the spacer region therebetween may be provided as were described above.
- Embodiments of the wet etching solution that were described above also may be provided.
- a counter electrode also may be provided as was described above.
- systems for fabricating single-electron devices comprise a substrate holder that is configured to hold a substrate that includes a plurality of spaced apart electrode regions, a spacer region therebetween, and a cover layer on the spaced apart electrode regions and on the spacer region.
- a wet etching solution container is configured to contact a wet etching solution to the cover layer.
- a controller is configured to energize at least one of the spaced apart electrode regions, to selectively wet etch the cover layer adjacent the spacer region, and define a nanopore in the cover layer adjacent the spacer region.
- a counter electrode also may be provided that contacts the wet etching solution and that also is controlled by the controller.
- a subsystem also may be provided to place at least one nanoparticle in the nanopore.
- FIGS. 1 A- 1 F, 2 , 3 A- 3 B, 4 A- 4 B and 5 A- 5 B are cross-sectional views of single electron devices, according to various embodiments of the present invention, during intermediate fabrication steps according to various embodiments of the present invention.
- FIG. 6 is a cross-sectional view of systems for fabricating single electron devices, according to some embodiments of the present invention.
- FIGS. 1 A- 1 F are cross-sectional views of single-electron devices according to some embodiments of the present invention during intermediate fabrication steps according to some embodiments of the present invention.
- the single-electron device includes a substrate 100 , a plurality, here two, of spaced apart electrode regions 110 a , 110 b on a face 100 a thereof, and a spacer region 120 therebetween.
- the substrate 100 can comprise a conventional monocrystalline silicon substrate, a semiconductor-oninsulator (SOI) substrate, a silicon carbide gallium arsenide, gallium nitride, diamond thin film and/or other substrate, and may also include one or more heteroepitaxial and/or homoepitaxial layers on the substrate.
- the substrate face 100 a may be planar or nonplanar (three-dimensional).
- the spaced apart electrode regions 110 a , 110 b may be formed of a single conductive layer, such as a metal layer that is patterned using high resolution photolithography to define a spacer region 120 .
- the spacer region in order to provide quantum mechanical effects with nanoparticles, it may be desirable for the spacer region to be less than about 20 nm wide. In other embodiments, the spacer region 120 is less than about 12 nm wide. In still other embodiments, the spacer region 120 is about 10 nm wide. Other embodiments of the invention that will be described below may be used to fabricate these closely spaced first and second electrode regions 110 a and 110 b , without the need to use lithography to define the spacer region 120 . It will also be understood that the spacer region may contain an insulating material such as silicon dioxide, silicon nitride and/or other conventional insulating materials. In other embodiments, the spacer region 120 may be partially or wholly unfilled.
- a cover layer 130 is formed on the spaced apart electrode regions 110 a and 110 b and on the spacer region 120 .
- the cover layer 130 may be less than about 20 nm thick in some embodiments, less than about 12 nm thick in other embodiments, and about 10 nm thick in still other embodiments of the invention.
- the first and second electrode regions 110 a and 110 b may be conductive or may include a portion thereof that is conductive adjacent the spacer region 120 .
- the first and second electrode regions may comprise any of the materials that were described above for the substrate 100 , and may also include other conductive materials, such as conductive polysilicon, metal and/or other conductive materials.
- the cover layer 130 may comprise silicon dioxide, silicon nitride, high dielectric constant material and/or other dielectric materials, or multiple sublayers thereof, that can be formed using conventional microelectronic processes, such as Plasma-Enhanced Chemical Vapor Deposition (PECVD), so that the cover layer 130 may be made relatively thin with high controllability and reliability.
- PECVD Plasma-Enhanced Chemical Vapor Deposition
- the cover layer 130 may be formed using electro-chemical oxidation.
- the cover layer 130 can include one or more self-assembled monolayers and/or polymer films.
- the cover layer 130 can comprise a metal that is anodized into an insulating layer, such as anodic aluminum oxide. Other embodiments also may be provided.
- the nanopore in fabricating single-electron devices, it may be desirable to place one or more nanoparticles in a nanopore in the cover layer 130 that is aligned to the spacer region 120 beneath the cover layer 130 . It may be desirable for the nanopore to have very small dimensions, such as less than about 20 nm in some embodiments, or less than about 12 nm in other embodiments, or about 10 nm in yet other embodiments, so that the nanopore can provide a template for placing one or more nanoparticles therein. It may be difficult to form this nanopore using conventional lithography techniques.
- a nanopore that is formed in the cover layer 130 may be aligned to the first and second electrode regions 100 a and 100 b that are buried beneath the cover layer 130 , and/or aligned to the spacer region 120 that is buried beneath the cover layer 130 .
- a wet etching solution 140 is contacted to the cover layer 130 .
- at least one of the spaced apart electrode regions 110 a , 110 b is energized, for example using one or more terminals 112 , to selectively wet etch the cover layer 130 adjacent the spacer region 120 .
- the wet etching defines a nanopore 150 in the cover layer adjacent the spacer region 120 .
- the wet etching solution 140 comprises a base solution.
- the base solution is a weak base solution having a pH of less than about 14 .
- the base solution comprises an amine.
- the base solution comprises ethylene, diamine and/or triethyl amine.
- the base solution comprises ethylene diamine and/or triethyl amine at a concentration of 1 molar.
- an acidic solution may be used.
- the acidic solution comprises sulfuric and/or phosphoric acid.
- the at least one of the spaced apart electrode regions 110 a , 110 b is energized by applying a DC voltage to one or more of the electrode regions 110 a , 110 b , for example using terminals 112 .
- a DC voltage of about 10V may be applied.
- an AC voltage is applied.
- some embodiments of the present invention can provide field strength dependent wet etching that can be used to define a nanopore that is aligned to a buried region.
- Field strength dependent wet etching has been used in other environments, and is described, for example, in Masuda et al., Square and Triangular Nanohole Array Architectures in Anodic Alumina , Advanced Materials, Vol. 13, No. 3, Feb. 5, 2001, pp. 189-192; Masuda et al., Highly Ordered Nanochannel - Array Architecture in Anodic Alumina , Applied Physics Letters, Vol. 71, No. 19, Nov. 10, 1997, pp.
- At least one nanoparticle 160 is placed in the nanopore 150 .
- the fabrication of at least one nanoparticle 160 is described, for example, in the above-incorporated Brousseau, III et al., Feldheim et al. and Klein et al. publications, and need not be described further herein.
- a nanoparticle may be placed using a self-assembled hexane dithiol molecular tether. Other techniques, such as vacuum deposition (e.g. CVD) and/or electrochemical deposition may be used. Evaporation also may be used.
- the nanoparticles have a diameter of less than about 100 nm. In other embodiments, a diameter of less than 20 nm may be provided. In still other embodiments, a diameter of about 10 nm may be provided.
- an outer electrode region 170 may be formed on the cover layer 130 and extending across the nanopore 150 .
- the outer electrode region 170 may comprise any of the materials that are used for the first and second electrodes 110 a and 110 b , and may be formed using deposition and photolithography and/or other conventional techniques.
- Embodiments of FIG. 1D may provide a single-electron transistor, wherein the first and second spaced apart electrode regions 110 a and 110 b define a source electrode and a drain electrode, and wherein the outer electrode region 170 defines a gate electrode.
- the nanoparticle 160 may comprise at least one metal nanoparticle 160 in the nanopore 150 . Other nanoparticle(s) may be used.
- structures of FIG. 1C also may provide a chemically-gated single-electron transistor, by forming an analyte-specific binding agent 180 on a surface of the at least one nanoparticle 160 .
- Chemically-gated single-electron transistors are described in the above-cited U.S. patent application Ser. No. 09/376,695 and International Publication No. WO 01/13432 A1, and need not be described further herein.
- structures of FIG. 1C also may be used to fabricate resonant tunneling diodes and/or nonvolatile memory cells.
- a plurality, here three, of nanoparticles 160 a - 160 c are stacked within the nanopore 150 .
- the small dimensions of the nanopore can facilitate the stacking of the nanoparticles 160 a - 160 c.
- Embodiments of FIG. 1F may be used to provide resonant tunneling diodes and/or nonvolatile memory cells.
- a resonant tunneling diode When a resonant tunneling diode is provided, the first and second spaced apart electrode regions 110 a and 110 b are electrically connected together, to provide, for example, an anode of the resonant tunneling diode, and the outer electrode region 170 can provide, for example, a cathode of the resonant tunneling diode.
- the first nanoparticle 160 a comprises a first metal nanoparticle
- the second nanoparticle 160 b comprises a semiconductor nanoparticle
- the third nanoparticle 160 c comprises a second metal nanoparticle.
- Other configurations of nanoparticles may be provided.
- the first and second electrode regions 110 a and 110 b can define a bit line and a data line, respectively, whereas the outer electrode region 170 can provide a word line.
- the first nanoparticle 160 a is a first semiconductor nanoparticle
- the second nanoparticle 160 b is a metal nanoparticle
- the third nanoparticle 160 c is a second semiconductor nanoparticle.
- Other configurations of nanoparticles may be provided.
- FIG. 2 is a cross-sectional view of alternate embodiments of single-electron devices during intermediate fabrication steps according to some embodiments of the present invention.
- a counter electrode 190 is provided that is adjacent and spaced apart from the spacer region 120 .
- at least one of the spaced apart electrode regions 110 a and 110 b , and the counter electrode 190 is energized, to selectively wet etch the cover layer 130 adjacent the spacer region 120 and define a nanopore in the cover layer 130 adjacent the spacer region 120 .
- FIG. 2 is a cross-sectional view of alternate embodiments of single-electron devices during intermediate fabrication steps according to some embodiments of the present invention.
- a counter electrode 190 is provided that is adjacent and spaced apart from the spacer region 120 .
- at least one of the spaced apart electrode regions 110 a and 110 b , and the counter electrode 190 is energized, to selectively wet etch the cover layer 130 adjacent the spacer region 120 and define a nanopore in the cover layer 130 adjacent the
- a DC voltage V is applied between the counter electrode 190 and one or more the spaced apart electrode regions 110 a , 110 b .
- the DC voltage V is applied between the counter electrode 190 and both of the spaced apart electrode regions 110 a , 110 b .
- the width of the nanopore that is formed, for example in FIG. 1B, can be a function of the magnitude of the DC voltage V, the time duration during which the DC voltage V is applied, the width of the spacer region 120 , the thickness of the cover layer 130 , the composition and/or concentration of the wet etching solution 140 , and/or other parameters.
- FIGS. 3A and 3B are cross-sectional views of other single-electron devices according to other embodiments of the present invention during intermediate fabrication steps according to other embodiments of the present invention. These embodiments can form single-electron transistors and provide fabrication methods in which the thickness of an insulating layer defines spacing between electrodes.
- a first electrode region 110 a ′ is provided that extends from the face 100 a of a substrate 100 .
- Embodiments of the first electrode region 110 a ′ may be regarded as a post, tower, mesa, tip, pyramid or cone electrode region.
- a conformal insulating layer 120 ′ on the sidewall of the first electrode region 110 a ′ defines a spacer region 120 ′.
- a conformal second electrode region 110 b ′ is provided on the conformal insulating layer 120 ′ opposite the sidewall of the first electrode region 110 a ′. Accordingly, the conformal insulating layer defines a spacer region 120 ′, the thickness of which defines the spacing between the first electrode region 110 a ′ and the second electrode region 110 b ′. Structures of FIG. 3A, and fabrication methods therefor, as were described in this paragraph, are described extensively in the above-cited application Ser. No. 09/905,319. Accordingly, additional detailed description need not be provided herein.
- a cover layer 130 ′ then is provided on the second electrode region 110 b ′ on the end of the spacer region 120 ′ and on the end of the first electrode region 110 a′.
- a counter electrode 190 is provided adjacent and spaced apart from the spacer region 120 ′ and a wet etching solution 140 contacts the counter electrode 190 and the cover layer 130 ′.
- the first and second spaced apart electrode regions 110 a ′ and/or 110 b ′ and the counter electrode 190 are energized, to selectively wet etch the cover layer 130 ′ adjacent the spacer region 120 ′ and define a nanopore 150 ′ in the cover layer 130 ′ adjacent the spacer region 120 ′.
- One or more nanoparticles and/or outer electrodes may then be formed, as were described, for example, in connection with FIGS. 1 C- 1 F.
- FIGS. 4A and 4B are cross-sectional views of still other single-electron devices according to still other embodiments of the present invention during intermediate fabrication steps according to still other embodiments of the present invention. More specifically, in FIG. 4A, a projecting feature 100 b is formed on a substrate 100 that projects from a face 100 a thereof. A first electrode region 110 a” is formed on the projecting feature 100 b . A second electrode region 111 b ′′ is formed on the projecting feature 100 b and is spaced apart from the first electrode region 110 a ′′, such that the projecting feature 100 b therebetween defines the spacer region 120 ′′.
- the structure and fabrication of single-electron devices as described in this paragraph are described extensively in the above-cited application Ser. No. 09/905,471. As such, additional detailed description need not be provided herein.
- a cover layer 130 ′′ is formed on the first electrode region 110 a ′′, on the second electrode region 110 b ′′ and on the spacer region 120 ′′ therebetween.
- a counter electrode 190 is provided. The first and second electrode regions 110 a ′′, 110 b ′′ and the counter electrode 190 are energized while contacting a wet etching solution 140 , to define a nanopore 150 ′′ in the cover layer 130 ′′ adjacent the spacer region 120 ′′. Devices then may be formed as were described in connection with FIGS. 1 C- 1 F.
- the projecting feature 100 b projects outwardly from the face 110 a of the substrate 110 .
- the projecting feature 120 ′′′ projects inwardly into the substrate 100 .
- the formation of the inwardly projecting feature 120 ′′′, the first electrode region 110 a ′′′ and the second electrode region 110 b′′′ also are described in the above-cited application Ser. No. 09/905,471, and need not be described in detail herein.
- a cover layer 130 ′′′ is formed.
- a counter electrode 190 is provided and the first and second electrode regions 110 a ′′′ and 110 b ′′′ and the counter electrode 190 are contacted to a wet etching solution 140 , and selectively energized to define a nanopore 150 ′′′.
- Single-electron devices then may be fabricated as were described in FIGS. 1 C- 1 F.
- FIG. 6 is a conceptual view of systems for fabricating a single-electron device according to some embodiments of the present invention.
- a substrate holder 610 is configured to hold a substrate 100 that includes a plurality of spaced apart electrode regions with a spacer region therebetween and a cover layer 630 on the spaced apart electrode regions and on the spacer region, as was described in FIGS. 1A, 2, 3 A, 4 A and/or 5 A above.
- the cover layer 630 may correspond to the cover layer 130 , 130 ′, 130 ′′ and/or 130 ′′′.
- a wet etching solution container 640 is configured to contact a wet etching solution 140 to the cover layer 630 on the substrate 100 .
- a controller 620 is configured to energize at least one of the spaced apart electrode regions, to selectively wet etch the cover layer 630 adjacent the spacer region and define a nanopore in the cover layer adjacent the spacer region.
- a counter electrode 190 also is provided in the container 640 that is adjacent and spaced apart from the spacer region and that contacts the wet etching solution 140 .
- the controller 620 is further configured to energize at least one of the spaced apart electrode regions and the counter electrode 190 , to selectively wet etch the cover layer 630 adjacent the spacer region and define the nanopore in the cover layer 630 adjacent the spacer region.
- another subsystem also may be provided that is configured to place at least one nanoparticle in the nanopore that is formed.
- the controller 620 applies an AC and/or a DC voltage. In other embodiments, the controller can control the time, voltage and/or voltage profile, to achieve the desired dimensions of the nanopore.
- embodiments of the present invention can provide field strength dependent etching to define a nanopore that is aligned to a buried structure.
- the field strength dependent etching can provide a width of 1 nm per volt of applied voltage.
- Many embodiments of single-electron devices may be fabricated thereby, including single-electron transistors, chemically-gated single-electron transistors, resonant tunneling diodes, nonvolatile memory devices and/or other devices.
Abstract
Description
- This invention relates to microelectronic devices and fabrication methods and systems therefor, and more particularly to single-electron devices and fabrication methods and systems therefor.
- Single-Electron Transistor (SET) devices and fabrication methods and systems are being widely investigated for high density and/or high performance microelectronic devices. As is well known to those having skill in the art, single-electron transistors use single-electron nanoelectronics that can operate based on the flow of single-electrons through nanometer-sized particles, also referred to as nanoparticles, nanoclusters or quantum dots. Although a single-electron transistor can be similar in general principle to a conventional Field Effect Transistor (FET), such as a conventional Metal Oxide Semiconductor FET (MOSFET), in a single-electron transistor, transfer of electrons may take place based on the tunneling of single-electrons through the nanoparticles. Single-electron transistors are described, for example, in U.S. Pat. Nos. 5,420,746; 5,646,420; 5,844,834; 6,057,556 and 6,159,620, and in publications by the present inventor Brousseau, III et al., entitledpH-Gated Single-Electron Tunneling in Chemically Modified Gold Nanoclusters, Journal of the American Chemical Society, Vol. 120, No. 30, 1998, pp. 7645-7646, and by Feldheim et al., entitled Self-Assembly of Single -electron Transistors and Related Devices, Chemical Society Reviews, Vol. 27, 1998, pp. 1-12, and in a publication by Klein et al., entitled A Single-Electron Transistor Made From a Cadmium Selenide Nanocrystal, Nature, 1997, pp. 699-701, the disclosures of which are hereby incorporated herein by reference in their entirety as if set forth fully herein.
- A major breakthrough in single-electron transistor technology is described in U.S. patent application Ser. No. 09/376,695, entitledSensing Devices Using Chemically-Gated Single-electron Transistors, by Daniel L. Feldheim and the present inventor Louis C. Brousseau, III, also published as International Publication No. WO 01/13432 A1, the disclosures of which are hereby incorporated herein by reference in their entirety as if set forth fully herein. Described therein is a chemically-gated single-electron transistor that can be adapted for use as a chemical or biological sensor. Embodiments of these chemically-gated single-electron transistors include source and drain electrodes on a substrate and a nanoparticle between the source and drain electrodes, that has a spatial dimension of a magnitude of approximately 12 nm or less. An analyte-specific binding agent is disposed on a surface of the nanoparticle. A binding event occurring between a target analyte and the binding agent causes a detectable change in the characteristics of the single-electron transistor.
- Other single-electron devices, including but not limited to resonant tunneling diodes and nonvolatile memory cells, also are being investigated. However, it may be difficult to fabricate single-electron devices using conventional photolithography that is employed to fabricate microelectronic devices. For example, in order to provide quantum mechanical effects with nanoparticles, it may be desirable to provide spacing between the source and drain electrodes of a single-electron transistor that is less than about 20 nm, or less than about 12 nm or about 10 nm. It also may be desirable to accurately place one or more nanoparticles with respect to this spacing. It may be difficult, however, to provide these spacings and/or to place these nanoparticles using conventional lithography at low cost and/or with acceptable device yields.
- Embodiments of the present invention provide methods and systems for fabricating nanopores for single-electron devices and single-electron devices that include nanopores. The nanopores may be used as templates for placing of a desired number and/or type of nanoparticles at a desired location in the devices.
- More specifically, single-electron devices may be fabricated, according to some embodiments of the present invention, by providing on a substrate, a plurality of spaced apart electrode regions, a spacer region therebetween, and a cover layer on the spaced apart electrode regions and on the spacer region. A wet etching solution is contacted to the cover layer. At least one of the spaced apart electrode regions is energized, to selectively wet etch the cover layer adjacent the spacer region and define a nanopore in the cover layer adjacent the spacer region. At least one nanoparticle is placed in the nanopore. In some embodiments, the spacer region is less than about 20 nm thick, and the nanopore is less than about 20 nm wide. In other embodiments, the nanopore is about 10 nm wide and about 10 nm thick. Accordingly, some embodiments of the present invention can allow small dimensioned nanopores to be aligned to a buried spacer region.
- In some embodiments of the invention, the etching solution is an acid or a base. In other embodiments, the base is a weak base solution having a pH of less than about 14. In yet other embodiments, the weak base solution comprises an amine. In still other embodiments, the weak base solution comprises ethylene diamine and/or triethyl amine. In other embodiments, the acid is sulfuric acid and/or phosphoric acid. Other acidic or basic etching solutions may be used.
- Still other embodiments provide a counter electrode that is adjacent and spaced apart from the spacer region, and contact the wet etching solution to the cover layer and to the counter electrode. At least one of the spaced apart electrode regions and the counter electrode is energized to selectively wet etch the cover layer adjacent the spacer region and define the nanopore in the cover layer adjacent the spacer region. In other embodiments, the counter electrode and at least one of the spaced apart electrode regions are energized by applying a Direct Current (DC) voltage therebetween. In yet other embodiments, an Alternating Current (AC) voltage is used.
- In some embodiments of the present invention, the plurality of spaced apart electrode regions and the spacer region therebetween may be provided on a substrate using conventional photolithography techniques. Other embodiments of the invention can provide a plurality of spaced apart electrode regions and a spacer region therebetween using methods and structures that are described in application Ser. No. 09/905,319, to Brousseau, III, filed Jul. 13, 2001, and entitledSingle-Electron Transistors and Fabrication Methods in Which the Thickness of An Insulating Layer Defines Spacing Between Electrodes, the disclosure of which is hereby incorporated herein by reference in its entirety as if set forth fully herein. In particular, in some of these embodiments, a first electrode is formed on the substrate. An insulating layer is conformally formed on the first electrode. A second electrode is conformally formed on the insulating layer opposite the first electrode, such that the first electrode and the second electrode define the plurality of spaced apart electrode regions and the insulating layer therebetween defines the spacer region. Still other embodiments can provide the plurality of spaced apart electrode regions and the spacer region therebetween using structures and methods that are described in application Ser. No. 09/905,471, to Brousseau, III, filed Jul. 13, 2001, and entitled Single-Electron Transistors and Fabrication Methods in Which a Projecting Feature Defines Spacing Between Electrodes, the disclosure of which is hereby incorporated herein by reference in its entirety as if set forth fully herein. In some of these embodiments, a projecting feature is formed on a substrate that projects from a face thereof. A first electrode is formed on the projecting feature. A second electrode is formed on the projecting feature and is spaced apart from the first electrode, such that the first electrode and the second electrode define the plurality of spaced apart electrode regions and the projecting feature therebetween defines the spacer region. The projecting feature can project inwardly or outwardly from the face.
- Embodiments of the present invention may be used to fabricate many types of single-electron devices. In some embodiments, an outer electrode region is formed on the layer and extends across the nanopore. These embodiments can provide a single-electron transistor, wherein the plurality of spaced apart electrode regions define a source electrode and a drain electrode, and wherein the outer electrode region defines a gate electrode. In some of these embodiments, the at least one nanoparticle can comprise at least one metal nanoparticle in the nanopore. Other nanoparticle(s) also may be used.
- In other embodiments, the single-electron device is a resonant tunneling diode, and the plurality of spaced apart electrode regions are electrically connected together. In some embodiments of resonant tunneling diodes, the at least one nanoparticle comprises a first metal nanoparticle in the nanopore adjacent the spacer region, a semiconductor nanoparticle in the nanopore on the first metal nanoparticle opposite the spacer region and a second metal nanoparticle in the nanopore on the semiconductor nanoparticle opposite the first metal nanoparticle. Other configurations also may be used.
- Still other embodiments can provide a nonvolatile memory cell. In some of these embodiments, the at least one nanoparticle comprises a first semiconductor nanoparticle in the nanopore adjacent the spacer region, a metal nanoparticle in the nanopore on the first semiconductor nanoparticle opposite the spacer region and a second semiconductor nanoparticle in the nanopore on the metal nanoparticle opposite the first semiconductor nanoparticle. Other configurations may be used. Moreover, other single electron devices such as optoelectronic devices also may be fabricated.
- Single-electron devices according to some embodiments of the invention can include a substrate, a plurality of spaced apart electrode regions, a spacer region therebetween on the substrate, and a cover layer on the spaced apart electrode regions and on the spacer region. The cover layer contains therein a nanopore adjacent the spacer region that is less than about 20 nm wide and less than about 20 nm deep. At least one nanoparticle is provided in the nanopore. Embodiments of the plurality of spaced apart electrode regions and the spacer region therebetween may be provided as were described above. Single-electron transistors, resonant tunneling diodes and nonvolatile memory cells may be provided as was described above.
- Intermediate product single-electron devices according to some embodiments of the present invention can comprise a substrate, a plurality of spaced apart electrode regions and a spacer region therebetween, on the substrate, and a cover layer on the spaced apart electrode regions and on the spacer region. The cover layer contains therein a nanopore adjacent the spacer region that is less than about 20 nm wide, and less than about 20 nm deep. A wet etching solution contacts the cover layer including the nanoparticle. Embodiments of the spaced apart electrode regions and the spacer region therebetween may be provided as were described above. Embodiments of the wet etching solution that were described above also may be provided. A counter electrode also may be provided as was described above.
- Finally, systems for fabricating single-electron devices also may be provided. In some embodiments, these systems comprise a substrate holder that is configured to hold a substrate that includes a plurality of spaced apart electrode regions, a spacer region therebetween, and a cover layer on the spaced apart electrode regions and on the spacer region. A wet etching solution container is configured to contact a wet etching solution to the cover layer. A controller is configured to energize at least one of the spaced apart electrode regions, to selectively wet etch the cover layer adjacent the spacer region, and define a nanopore in the cover layer adjacent the spacer region. A counter electrode also may be provided that contacts the wet etching solution and that also is controlled by the controller. A subsystem also may be provided to place at least one nanoparticle in the nanopore.
- FIGS.1A-1F, 2, 3A-3B, 4A-4B and 5A-5B are cross-sectional views of single electron devices, according to various embodiments of the present invention, during intermediate fabrication steps according to various embodiments of the present invention.
- FIG. 6 is a cross-sectional view of systems for fabricating single electron devices, according to some embodiments of the present invention.
- The present invention now will be described more fully hereinafter with reference to the accompanying figures, in which embodiments of the invention are shown. This invention may, however, be embodied in many alternate forms and should not be construed as limited to the embodiments set forth herein.
- Accordingly, while the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit the invention to the particular forms disclosed, but on the contrary, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the claims. Like numbers refer to like elements throughout the description of the figures.
- FIGS.1A-1F are cross-sectional views of single-electron devices according to some embodiments of the present invention during intermediate fabrication steps according to some embodiments of the present invention. Referring now to FIG. 1A, the single-electron device includes a
substrate 100, a plurality, here two, of spaced apartelectrode regions face 100 a thereof, and aspacer region 120 therebetween. - As is well known to those having skill in the art, the
substrate 100 can comprise a conventional monocrystalline silicon substrate, a semiconductor-oninsulator (SOI) substrate, a silicon carbide gallium arsenide, gallium nitride, diamond thin film and/or other substrate, and may also include one or more heteroepitaxial and/or homoepitaxial layers on the substrate. Thesubstrate face 100 a may be planar or nonplanar (three-dimensional). The spaced apartelectrode regions spacer region 120. In some embodiments, in order to provide quantum mechanical effects with nanoparticles, it may be desirable for the spacer region to be less than about 20 nm wide. In other embodiments, thespacer region 120 is less than about 12 nm wide. In still other embodiments, thespacer region 120 is about 10 nm wide. Other embodiments of the invention that will be described below may be used to fabricate these closely spaced first andsecond electrode regions spacer region 120. It will also be understood that the spacer region may contain an insulating material such as silicon dioxide, silicon nitride and/or other conventional insulating materials. In other embodiments, thespacer region 120 may be partially or wholly unfilled. - Continuing with the description of FIG. 1A, a
cover layer 130 is formed on the spaced apartelectrode regions spacer region 120. Thecover layer 130 may be less than about 20 nm thick in some embodiments, less than about 12 nm thick in other embodiments, and about 10 nm thick in still other embodiments of the invention. - In some embodiments, the first and
second electrode regions spacer region 120. The first and second electrode regions may comprise any of the materials that were described above for thesubstrate 100, and may also include other conductive materials, such as conductive polysilicon, metal and/or other conductive materials. Thecover layer 130 may comprise silicon dioxide, silicon nitride, high dielectric constant material and/or other dielectric materials, or multiple sublayers thereof, that can be formed using conventional microelectronic processes, such as Plasma-Enhanced Chemical Vapor Deposition (PECVD), so that thecover layer 130 may be made relatively thin with high controllability and reliability. In other embodiments, thecover layer 130 may be formed using electro-chemical oxidation. In still other embodiments, thecover layer 130 can include one or more self-assembled monolayers and/or polymer films. In yet other embodiments, thecover layer 130 can comprise a metal that is anodized into an insulating layer, such as anodic aluminum oxide. Other embodiments also may be provided. - Still referring to FIG. 1A, in fabricating single-electron devices, it may be desirable to place one or more nanoparticles in a nanopore in the
cover layer 130 that is aligned to thespacer region 120 beneath thecover layer 130. It may be desirable for the nanopore to have very small dimensions, such as less than about 20 nm in some embodiments, or less than about 12 nm in other embodiments, or about 10 nm in yet other embodiments, so that the nanopore can provide a template for placing one or more nanoparticles therein. It may be difficult to form this nanopore using conventional lithography techniques. Moreover, it also may be desirable for a nanopore that is formed in thecover layer 130 to be aligned to the first andsecond electrode regions cover layer 130, and/or aligned to thespacer region 120 that is buried beneath thecover layer 130. Unfortunately, it may be difficult to provide this alignment to regions that are buried beneath thecover layer 130. - Still referring to FIG. 1 A, according to some embodiments of the invention, a
wet etching solution 140 is contacted to thecover layer 130. As also shown, at least one of the spaced apartelectrode regions more terminals 112, to selectively wet etch thecover layer 130 adjacent thespacer region 120. As shown in FIG. 1B, the wet etching defines ananopore 150 in the cover layer adjacent thespacer region 120. - In some embodiments of the present invention, the
wet etching solution 140 comprises a base solution. In other embodiments, the base solution is a weak base solution having a pH of less than about 14. In still other embodiments, the base solution comprises an amine. In still other embodiments, the base solution comprises ethylene, diamine and/or triethyl amine. In still other embodiments of the invention, the base solution comprises ethylene diamine and/or triethyl amine at a concentration of 1 molar. In still other embodiments, an acidic solution may be used. In other embodiments, the acidic solution comprises sulfuric and/or phosphoric acid. In yet other embodiments, the at least one of the spaced apartelectrode regions electrode regions example using terminals 112. In some embodiments, a DC voltage of about 10V may be applied. In yet other embodiments, an AC voltage is applied. - Accordingly, as shown in FIGS. 1A and 1B, some embodiments of the present invention can provide field strength dependent wet etching that can be used to define a nanopore that is aligned to a buried region. Field strength dependent wet etching has been used in other environments, and is described, for example, in Masuda et al.,Square and Triangular Nanohole Array Architectures in Anodic Alumina, Advanced Materials, Vol. 13, No. 3, Feb. 5, 2001, pp. 189-192; Masuda et al., Highly Ordered Nanochannel-Array Architecture in Anodic Alumina, Applied Physics Letters, Vol. 71, No. 19, Nov. 10, 1997, pp. 2770-2772; Hockett et al., A Convenient Method for Removing Surface Oxides From Tungsten STM Tips, Review of Scientific Instruments, Vol. 64, No. 1, Jan. 1993, pp. 263-264; Dagata et al., Modification of Hydrogen-Passivated Silicon By a Scanning Tunneling Microscope Operating in Air, Applied Physics Letters, Vol. 56, No. 20, May 14, 1990, pp. 2001-2003; and Snow et al., Fabrication of Si Nanostructures With An Atomic Force Microscope, Applied Physics Letters, Vol. 64, No. 15, Apr. 11, 1994, pp. 1932-1934, the disclosures of which are hereby incorporated herein by reference in their entirety as if set forth fully herein.
- Referring now to FIG. 1C, at least one
nanoparticle 160 is placed in thenanopore 150. The fabrication of at least onenanoparticle 160 is described, for example, in the above-incorporated Brousseau, III et al., Feldheim et al. and Klein et al. publications, and need not be described further herein. For example, a nanoparticle may be placed using a self-assembled hexane dithiol molecular tether. Other techniques, such as vacuum deposition (e.g. CVD) and/or electrochemical deposition may be used. Evaporation also may be used. In some embodiments, the nanoparticles have a diameter of less than about 100 nm. In other embodiments, a diameter of less than 20 nm may be provided. In still other embodiments, a diameter of about 10 nm may be provided. - Referring now to FIG. 1D, an
outer electrode region 170 may be formed on thecover layer 130 and extending across thenanopore 150. Theouter electrode region 170 may comprise any of the materials that are used for the first andsecond electrodes electrode regions outer electrode region 170 defines a gate electrode. In these embodiments, thenanoparticle 160 may comprise at least onemetal nanoparticle 160 in thenanopore 150. Other nanoparticle(s) may be used. - Referring now to FIG. 1E, structures of FIG. 1C also may provide a chemically-gated single-electron transistor, by forming an analyte-specific
binding agent 180 on a surface of the at least onenanoparticle 160. Chemically-gated single-electron transistors are described in the above-cited U.S. patent application Ser. No. 09/376,695 and International Publication No. WO 01/13432 A1, and need not be described further herein. - Referring now to FIG. 1F, structures of FIG. 1C also may be used to fabricate resonant tunneling diodes and/or nonvolatile memory cells. In particular, in FIG. 1F, a plurality, here three, of
nanoparticles 160 a-160 c are stacked within thenanopore 150. The small dimensions of the nanopore can facilitate the stacking of thenanoparticles 160 a-160 c. - Embodiments of FIG. 1F may be used to provide resonant tunneling diodes and/or nonvolatile memory cells. When a resonant tunneling diode is provided, the first and second spaced apart
electrode regions outer electrode region 170 can provide, for example, a cathode of the resonant tunneling diode. In some embodiments of resonant tunneling diodes, the first nanoparticle 160 a comprises a first metal nanoparticle, thesecond nanoparticle 160 b comprises a semiconductor nanoparticle, and thethird nanoparticle 160 c comprises a second metal nanoparticle. Other configurations of nanoparticles may be provided. - When nonvolatile memory cells are provided, the first and
second electrode regions outer electrode region 170 can provide a word line. In some embodiments of nonvolatile memory cells, the first nanoparticle 160 a is a first semiconductor nanoparticle, thesecond nanoparticle 160 b is a metal nanoparticle and thethird nanoparticle 160 c is a second semiconductor nanoparticle. Other configurations of nanoparticles may be provided. - FIG. 2 is a cross-sectional view of alternate embodiments of single-electron devices during intermediate fabrication steps according to some embodiments of the present invention. In particular, embodiments of FIG. 2 may be used instead of embodiments of FIG. 1A. As shown in FIG. 2, a
counter electrode 190 is provided that is adjacent and spaced apart from thespacer region 120. As also shown in FIG. 2, at least one of the spaced apartelectrode regions counter electrode 190 is energized, to selectively wet etch thecover layer 130 adjacent thespacer region 120 and define a nanopore in thecover layer 130 adjacent thespacer region 120. In FIG. 2, a DC voltage V is applied between thecounter electrode 190 and one or more the spaced apartelectrode regions counter electrode 190 and both of the spaced apartelectrode regions spacer region 120, the thickness of thecover layer 130, the composition and/or concentration of thewet etching solution 140, and/or other parameters. - FIGS. 3A and 3B are cross-sectional views of other single-electron devices according to other embodiments of the present invention during intermediate fabrication steps according to other embodiments of the present invention. These embodiments can form single-electron transistors and provide fabrication methods in which the thickness of an insulating layer defines spacing between electrodes. In particular, referring to FIG. 3A, a
first electrode region 110 a′ is provided that extends from theface 100 a of asubstrate 100. Embodiments of thefirst electrode region 110 a′ may be regarded as a post, tower, mesa, tip, pyramid or cone electrode region. A conformal insulatinglayer 120′ on the sidewall of thefirst electrode region 110 a′ defines aspacer region 120′. A conformalsecond electrode region 110 b′ is provided on the conformal insulatinglayer 120′ opposite the sidewall of thefirst electrode region 110 a′. Accordingly, the conformal insulating layer defines aspacer region 120′, the thickness of which defines the spacing between thefirst electrode region 110 a′ and thesecond electrode region 110 b′. Structures of FIG. 3A, and fabrication methods therefor, as were described in this paragraph, are described extensively in the above-cited application Ser. No. 09/905,319. Accordingly, additional detailed description need not be provided herein. - Still referring to FIG. 3A, a
cover layer 130′ then is provided on thesecond electrode region 110 b′ on the end of thespacer region 120′ and on the end of thefirst electrode region 110 a′. - Referring now to FIG. 3B, according to some embodiments of the present invention, a
counter electrode 190 is provided adjacent and spaced apart from thespacer region 120′ and awet etching solution 140 contacts thecounter electrode 190 and thecover layer 130′. The first and second spaced apartelectrode regions 110 a′ and/or 110 b′ and thecounter electrode 190 are energized, to selectively wet etch thecover layer 130′ adjacent thespacer region 120′ and define ananopore 150′ in thecover layer 130′ adjacent thespacer region 120′. One or more nanoparticles and/or outer electrodes may then be formed, as were described, for example, in connection with FIGS. 1C-1F. - FIGS. 4A and 4B are cross-sectional views of still other single-electron devices according to still other embodiments of the present invention during intermediate fabrication steps according to still other embodiments of the present invention. More specifically, in FIG. 4A, a projecting
feature 100 b is formed on asubstrate 100 that projects from aface 100 a thereof. Afirst electrode region 110a” is formed on the projectingfeature 100 b. A second electrode region 111 b″ is formed on the projectingfeature 100 b and is spaced apart from thefirst electrode region 110 a″, such that the projectingfeature 100 b therebetween defines thespacer region 120″. The structure and fabrication of single-electron devices as described in this paragraph are described extensively in the above-cited application Ser. No. 09/905,471. As such, additional detailed description need not be provided herein. - Continuing with the description of FIG. 4A, a
cover layer 130″ is formed on thefirst electrode region 110 a″, on thesecond electrode region 110 b″ and on thespacer region 120″ therebetween. Referring to FIG. 4B, acounter electrode 190 is provided. The first andsecond electrode regions 110 a″, 110 b″ and thecounter electrode 190 are energized while contacting awet etching solution 140, to define ananopore 150″ in thecover layer 130″ adjacent thespacer region 120″. Devices then may be formed as were described in connection with FIGS. 1C-1F. - It will be understood that in FIGS. 4A and 4B, the projecting
feature 100 b projects outwardly from theface 110 a of the substrate 110. In contrast, in FIG. 5A, the projectingfeature 120′″ projects inwardly into thesubstrate 100. The formation of the inwardly projectingfeature 120′″, thefirst electrode region 110 a′″ and thesecond electrode region 110 b′″ also are described in the above-cited application Ser. No. 09/905,471, and need not be described in detail herein. - Then, as shown in FIG. 5A, a
cover layer 130′″ is formed. Then, referring to FIG. 5B, acounter electrode 190 is provided and the first andsecond electrode regions 110 a′″ and 110 b′″ and thecounter electrode 190 are contacted to awet etching solution 140, and selectively energized to define ananopore 150′″. Single-electron devices then may be fabricated as were described in FIGS. 1C-1F. - Systems for fabricating single-electron devices, according to some embodiments of the present invention, now will be described. FIG. 6 is a conceptual view of systems for fabricating a single-electron device according to some embodiments of the present invention. As shown in FIG. 6, a
substrate holder 610 is configured to hold asubstrate 100 that includes a plurality of spaced apart electrode regions with a spacer region therebetween and acover layer 630 on the spaced apart electrode regions and on the spacer region, as was described in FIGS. 1A, 2, 3A, 4A and/or 5A above. Thecover layer 630 may correspond to thecover layer etching solution container 640 is configured to contact awet etching solution 140 to thecover layer 630 on thesubstrate 100. Acontroller 620 is configured to energize at least one of the spaced apart electrode regions, to selectively wet etch thecover layer 630 adjacent the spacer region and define a nanopore in the cover layer adjacent the spacer region. - Still referring to FIG. 6, in still other embodiments of the invention, a
counter electrode 190 also is provided in thecontainer 640 that is adjacent and spaced apart from the spacer region and that contacts thewet etching solution 140. In these embodiments, thecontroller 620 is further configured to energize at least one of the spaced apart electrode regions and thecounter electrode 190, to selectively wet etch thecover layer 630 adjacent the spacer region and define the nanopore in thecover layer 630 adjacent the spacer region. In yet other embodiments, another subsystem also may be provided that is configured to place at least one nanoparticle in the nanopore that is formed. In some embodiments, thecontroller 620 applies an AC and/or a DC voltage. In other embodiments, the controller can control the time, voltage and/or voltage profile, to achieve the desired dimensions of the nanopore. - Accordingly, embodiments of the present invention can provide field strength dependent etching to define a nanopore that is aligned to a buried structure. In some embodiments, the field strength dependent etching can provide a width of 1 nm per volt of applied voltage. Many embodiments of single-electron devices may be fabricated thereby, including single-electron transistors, chemically-gated single-electron transistors, resonant tunneling diodes, nonvolatile memory devices and/or other devices.
- In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
Claims (53)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/180,572 US6673717B1 (en) | 2002-06-26 | 2002-06-26 | Methods for fabricating nanopores for single-electron devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/180,572 US6673717B1 (en) | 2002-06-26 | 2002-06-26 | Methods for fabricating nanopores for single-electron devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040002195A1 true US20040002195A1 (en) | 2004-01-01 |
US6673717B1 US6673717B1 (en) | 2004-01-06 |
Family
ID=29735064
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/180,572 Expired - Fee Related US6673717B1 (en) | 2002-06-26 | 2002-06-26 | Methods for fabricating nanopores for single-electron devices |
Country Status (1)
Country | Link |
---|---|
US (1) | US6673717B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006102292A2 (en) * | 2005-03-21 | 2006-09-28 | The Trustees Of The University Of Pennsylvania | Nanogaps: methods and devices containing same |
US7309650B1 (en) | 2005-02-24 | 2007-12-18 | Spansion Llc | Memory device having a nanocrystal charge storage region and method |
US20080017845A1 (en) * | 2004-05-25 | 2008-01-24 | The Trustees Of The University Of Pennsylvania | Nanostructure Assemblies, Methods And Devices Thereof |
US7335594B1 (en) | 2005-04-27 | 2008-02-26 | Spansion Llc | Method for manufacturing a memory device having a nanocrystal charge storage region |
US7378310B1 (en) | 2005-04-27 | 2008-05-27 | Spansion Llc | Method for manufacturing a memory device having a nanocrystal charge storage region |
US20110121895A1 (en) * | 2008-02-11 | 2011-05-26 | Andrea Morello | Control and readout of electron or hole spin |
US20140197439A1 (en) * | 2010-03-19 | 2014-07-17 | Daewon Innost Co., Ltd. | Led module |
EP2822040A4 (en) * | 2012-02-28 | 2015-11-11 | Japan Science & Tech Agency | Nanodevice and manufacturing method for same |
KR20160050019A (en) * | 2013-09-06 | 2016-05-10 | 고쿠리츠켄큐카이하츠호진 카가쿠기쥬츠신코키코 | Electrode pair, method for producing same, substrate for device, and device |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7022287B2 (en) * | 2002-05-08 | 2006-04-04 | Sandia National Laboratories | Single particle electrochemical sensors and methods of utilization |
KR100444270B1 (en) * | 2002-07-06 | 2004-08-12 | 재단법인서울대학교산학협력재단 | Method for manufacturing semiconductor device with negative differential conductance or transconductance |
KR100558287B1 (en) * | 2002-12-10 | 2006-03-10 | 한국전자통신연구원 | Single electron device, Method of manufacturing the same and Method of manufacturing Single electron device and MOS transistor simulataneously |
US7135405B2 (en) * | 2004-08-04 | 2006-11-14 | Hewlett-Packard Development Company, L.P. | Method to form an interconnect |
US20060210994A1 (en) * | 2005-03-15 | 2006-09-21 | Joyce Timothy H | Microfluidic systems and methods for using microfluidic devices |
KR100757328B1 (en) | 2006-10-04 | 2007-09-11 | 삼성전자주식회사 | Single electron transistor and method of manufacturing the same |
US20110024719A1 (en) * | 2008-04-11 | 2011-02-03 | Srinivas Sridhar | Large scale nanoelement assembly method for making nanoscale circuit interconnects and diodes |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB8406955D0 (en) | 1984-03-16 | 1984-04-18 | Serono Diagnostics Ltd | Assay |
DE3513168A1 (en) | 1985-04-12 | 1986-10-16 | Thomas 8000 München Dandekar | BIOSENSOR CONSISTING OF A SEMICONDUCTOR BASED ON SILICON OR CARBON-BASED (ELECTRONIC PART) AND NUCLEIN BASE (OR. OTHER BIOL. MONOMERS) |
US4894339A (en) | 1985-12-18 | 1990-01-16 | Seitaikinouriyou Kagakuhin Sinseizogijutsu Kenkyu Kumiai | Immobilized enzyme membrane for a semiconductor sensor |
JPS6350745A (en) | 1986-08-20 | 1988-03-03 | Fuji Photo Film Co Ltd | Chemical sensor |
DE3827314C1 (en) | 1988-08-11 | 1989-10-19 | Christoff Prof. Dr. Braeuchle | |
US5219577A (en) | 1990-06-22 | 1993-06-15 | The Regents Of The University Of California | Biologically active composition having a nanocrystalline core |
AU2907092A (en) | 1991-10-21 | 1993-05-21 | James W. Holm-Kennedy | Method and device for biochemical sensing |
US5846708A (en) | 1991-11-19 | 1998-12-08 | Massachusetts Institiute Of Technology | Optical and electrical methods and apparatus for molecule detection |
US5420746A (en) | 1993-04-13 | 1995-05-30 | The United States Of America As Represented By The Secretary Of The Army | Single electron device including clusters of pure carbon atoms |
US5576563A (en) | 1995-04-24 | 1996-11-19 | Motorola Inc. | Chemical probe field effect transistor for measuring the surface potential of a gate electrode in response to chemical exposure |
DE19522351A1 (en) | 1995-06-20 | 1997-01-09 | Max Planck Gesellschaft | Process for producing quantum structures, in particular quantum dots and tunnel barriers, and components with such quantum structures |
KR100272702B1 (en) | 1996-03-26 | 2000-11-15 | 윤종용 | Tunnelling device and method of producing a tunnelling device |
DE19621994C1 (en) | 1996-05-31 | 1997-06-12 | Siemens Ag | Single electron memory cell arrangement |
US6066265A (en) | 1996-06-19 | 2000-05-23 | Kionix, Inc. | Micromachined silicon probe for scanning probe microscopy |
US5747839A (en) | 1996-09-30 | 1998-05-05 | Motorola, Inc. | Chemical sensing trench field effect transistor |
US5922537A (en) | 1996-11-08 | 1999-07-13 | N.o slashed.AB Immunoassay, Inc. | Nanoparticles biosensor |
US6060723A (en) * | 1997-07-18 | 2000-05-09 | Hitachi, Ltd. | Controllable conduction device |
US6103868A (en) | 1996-12-27 | 2000-08-15 | The Regents Of The University Of California | Organically-functionalized monodisperse nanocrystals of metals |
EP0865078A1 (en) | 1997-03-13 | 1998-09-16 | Hitachi Europe Limited | Method of depositing nanometre scale particles |
US5900729A (en) | 1997-03-20 | 1999-05-04 | International Business Machines Corporation | Magnetic force microscopy probe with integrated coil |
US5900728A (en) | 1997-03-20 | 1999-05-04 | International Business Machines Corporation | Alternating current magnetic force microscopy system with probe having integrated coil |
US6159620A (en) | 1997-03-31 | 2000-12-12 | The Regents Of The University Of California | Single-electron solid state electronic device |
US6060743A (en) * | 1997-05-21 | 2000-05-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device having multilayer group IV nanocrystal quantum dot floating gate and method of manufacturing the same |
DE69825939T2 (en) | 1997-05-30 | 2005-09-15 | Matsushita Electric Industrial Co., Ltd., Kadoma | Arrangement with quantum boxes |
KR100223807B1 (en) | 1997-06-04 | 1999-10-15 | 구본준 | Method of manufacturing semiconductor device |
CA2306384A1 (en) * | 1997-10-14 | 1999-04-22 | Patterning Technologies Limited | Method of forming an electronic device |
US6040605A (en) * | 1998-01-28 | 2000-03-21 | Hitachi, Ltd. | Semiconductor memory device |
US5892252A (en) | 1998-02-05 | 1999-04-06 | Motorola, Inc. | Chemical sensing trench field effect transistor and method for same |
WO1999061911A2 (en) | 1998-04-20 | 1999-12-02 | University Of North Carolina At Chapel Hill | Nanometer particles containing a reactive monolayer |
WO2001013432A1 (en) | 1999-08-18 | 2001-02-22 | North Carolina State University | Sensing devices using chemically-gated single electron transistors |
KR100347146B1 (en) * | 2000-08-31 | 2002-08-03 | 주식회사 하이닉스반도체 | Method for fabricating quantum dot and single electron memory device using the quantum dot |
-
2002
- 2002-06-26 US US10/180,572 patent/US6673717B1/en not_active Expired - Fee Related
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8828792B2 (en) * | 2004-05-25 | 2014-09-09 | The Trustees Of The University Of Pennsylvania | Nanostructure assemblies, methods and devices thereof |
US20080017845A1 (en) * | 2004-05-25 | 2008-01-24 | The Trustees Of The University Of Pennsylvania | Nanostructure Assemblies, Methods And Devices Thereof |
US7309650B1 (en) | 2005-02-24 | 2007-12-18 | Spansion Llc | Memory device having a nanocrystal charge storage region and method |
WO2006102292A3 (en) * | 2005-03-21 | 2007-03-01 | Univ Pennsylvania | Nanogaps: methods and devices containing same |
US20100142259A1 (en) * | 2005-03-21 | 2010-06-10 | The Trustees Of The University Of Pennsylvania | Nanogaps: methods and devices containing same |
US8039368B2 (en) * | 2005-03-21 | 2011-10-18 | The Trustees Of The University Of Pennsylvania | Nanogaps: methods and devices containing same |
WO2006102292A2 (en) * | 2005-03-21 | 2006-09-28 | The Trustees Of The University Of Pennsylvania | Nanogaps: methods and devices containing same |
US7335594B1 (en) | 2005-04-27 | 2008-02-26 | Spansion Llc | Method for manufacturing a memory device having a nanocrystal charge storage region |
US7378310B1 (en) | 2005-04-27 | 2008-05-27 | Spansion Llc | Method for manufacturing a memory device having a nanocrystal charge storage region |
US20110121895A1 (en) * | 2008-02-11 | 2011-05-26 | Andrea Morello | Control and readout of electron or hole spin |
US8507894B2 (en) * | 2008-02-11 | 2013-08-13 | Qucor Pty Limited | Control and readout of electron or hole spin |
US20140197439A1 (en) * | 2010-03-19 | 2014-07-17 | Daewon Innost Co., Ltd. | Led module |
US9000471B2 (en) * | 2010-03-19 | 2015-04-07 | Daewon Innost Co., Ltd. | LED module |
EP2822040A4 (en) * | 2012-02-28 | 2015-11-11 | Japan Science & Tech Agency | Nanodevice and manufacturing method for same |
KR20160050019A (en) * | 2013-09-06 | 2016-05-10 | 고쿠리츠켄큐카이하츠호진 카가쿠기쥬츠신코키코 | Electrode pair, method for producing same, substrate for device, and device |
US20160197172A1 (en) * | 2013-09-06 | 2016-07-07 | Japan Science And Technology Agency | Electrode pair, method for fabricating the same, substrate for device, and device |
EP3043386A4 (en) * | 2013-09-06 | 2017-06-07 | Japan Science and Technology Agency | Electrode pair, method for producing same, substrate for device, and device |
TWI629789B (en) * | 2013-09-06 | 2018-07-11 | 國立研究開發法人科學技術振興機構 | Electrode set, manufacturing method thereof, and device |
US10164080B2 (en) * | 2013-09-06 | 2018-12-25 | Japan Science And Technology Agency | Electrode pair, method for fabricating the same, substrate for device, and device |
KR102150053B1 (en) * | 2013-09-06 | 2020-08-31 | 고쿠리츠켄큐카이하츠호진 카가쿠기쥬츠신코키코 | Electrode pair, method for producing same, substrate for device, and device |
Also Published As
Publication number | Publication date |
---|---|
US6673717B1 (en) | 2004-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6673717B1 (en) | Methods for fabricating nanopores for single-electron devices | |
US7994593B2 (en) | Quantum wire sensor and methods of forming and using same | |
US11307200B2 (en) | Field effect transistor, device including the transistor, and methods of forming and using same | |
JP4814487B2 (en) | Single electron transistor with insulating layer thickness forming spacing between electrodes and method | |
US7465953B1 (en) | Positioning of nanoparticles and fabrication of single election devices | |
JP2015127709A (en) | Nanostructured field effect sensor and methods of forming and using the same | |
US9097698B2 (en) | Nanogap device with capped nanowire structures | |
JP4343683B2 (en) | Single-electron transistor and method of manufacture in which protruding features define the spacing between electrodes | |
US20060154489A1 (en) | Semiconductor base structure for molecular electronics and molecular electronic-based biosensor devices and a method for producing such a semiconductor base structure | |
JP2000031462A (en) | Nano-structure and manufacture thereof, electron emission element and manufacture of carbon nano-tube device | |
US20120325664A1 (en) | Nanosensor and method of manufacturing the same | |
US20210165314A1 (en) | Method of creating a nano-sized recess | |
Gurevich et al. | Scanning gate spectroscopy on nanoclusters | |
US10618806B2 (en) | Neuro-chemical sensor with selectively permeable membrane on nano-electrode | |
KR100810983B1 (en) | Vertical Nanowire Growth Method at Selectve Locations, Semiconductor Nanodevice comprising Vertical Nanowire, and Fabrication Method thereof | |
Tsakalakos | Manufacturing electrical contacts to nanostructures | |
JP2009250633A (en) | Sensor and detection method | |
Nassiopoulou et al. | Laterally ordered 2-D arrays of Si and Ge nanocrystals within SiO2 thin layers for application in non-volatile memories | |
Kolliopoulou et al. | Gold Langmuir-Blodgett deposited nanoparticles for non-volatile memories | |
Tanaka et al. | Current Images of CdSe Colloidal Nanodots Observed by Conductive-tip Atomic Force Microscopy | |
Chandra et al. | Fabrication process and Performance analysis of Ion Sensitive Field Effect transistor Sensor (ISFET) | |
Tanaka et al. | Current Images of CdSe Colloidal Nanodots Observed by Conductive-tip Atomic Force Microscopy |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: QUANTUM LOGICS DEVICES, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROUSSEAU, LOUIS C. III;REEL/FRAME:013073/0193 Effective date: 20020620 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20160106 |