US20040018706A1 - Method for forming a thermal conducting trench in a semiconductor structure - Google Patents
Method for forming a thermal conducting trench in a semiconductor structure Download PDFInfo
- Publication number
- US20040018706A1 US20040018706A1 US10/616,854 US61685403A US2004018706A1 US 20040018706 A1 US20040018706 A1 US 20040018706A1 US 61685403 A US61685403 A US 61685403A US 2004018706 A1 US2004018706 A1 US 2004018706A1
- Authority
- US
- United States
- Prior art keywords
- thermally conducting
- conducting material
- trench
- contact
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 46
- 239000004065 semiconductor Substances 0.000 title claims abstract description 40
- 239000004020 conductor Substances 0.000 claims abstract description 94
- 239000000758 substrate Substances 0.000 claims abstract description 45
- 238000000059 patterning Methods 0.000 claims abstract description 8
- 229910052751 metal Inorganic materials 0.000 claims description 30
- 239000002184 metal Substances 0.000 claims description 30
- 239000003989 dielectric material Substances 0.000 claims description 25
- 238000009792 diffusion process Methods 0.000 claims description 22
- 125000006850 spacer group Chemical group 0.000 claims description 15
- 238000000151 deposition Methods 0.000 claims description 5
- 229910003460 diamond Inorganic materials 0.000 claims description 4
- 239000010432 diamond Substances 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 239000011229 interlayer Substances 0.000 abstract description 19
- 239000010410 layer Substances 0.000 description 43
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 15
- 230000008569 process Effects 0.000 description 14
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 229910052710 silicon Inorganic materials 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 230000000873 masking effect Effects 0.000 description 9
- 229910052681 coesite Inorganic materials 0.000 description 8
- 229910052906 cristobalite Inorganic materials 0.000 description 8
- 230000017525 heat dissipation Effects 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- 229910052682 stishovite Inorganic materials 0.000 description 8
- 229910052905 tridymite Inorganic materials 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000002955 isolation Methods 0.000 description 6
- 238000012546 transfer Methods 0.000 description 6
- 229910020776 SixNy Inorganic materials 0.000 description 5
- 238000013459 approach Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 2
- HEDRZPFGACZZDS-UHFFFAOYSA-N Chloroform Chemical compound ClC(Cl)Cl HEDRZPFGACZZDS-UHFFFAOYSA-N 0.000 description 2
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910015844 BCl3 Inorganic materials 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 229910003910 SiCl4 Inorganic materials 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 1
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 1
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/763—Polycrystalline semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
The invention relates to a method of forming a trench filled with a thermally conducting material in a semiconductor substrate. In one embodiment, the method includes filling a portion of the trench with a thermally conducting material and patterning a contact to the thermally conducting material. The invention also relates to a semiconductor device. In one embodiment, the semiconductor device has a trench defining a cell region, wherein a portion of the trench includes a thermally conducting material, and a contact to the thermally conducting material. The invention further relates to a semiconductor device and a method of forming a semiconductor device with an interlayer dielectric that is a thermally conducting material.
Description
- The application is a divisional application of co-pending U.S. patent application, Ser. No. 09/791,054, filed Feb. 21, 2001, by applicants, Chunlin Liang and Brian S. Doyle, entitled “A Thermal Conducting Trench in a Semiconductor Structure and Method for Forming the Same;” which is a divisional application of co-pending U.S. patent application, Ser. No. 08/829,860, filed on Mar. 31, 1997, by applicants, Chunlin Liang and Brian S. Doyle, entitled “A Thermal Conducting Trench in a Semiconductor Structure and Method for Forming the Same.”
- 1. Field
- The invention relates generally to the field of semiconductor devices and, more particularly, to dissipating heat generated by the operation of such devices.
- 2. Description of Related Art
- One goal of complementary metal oxide semiconductors (CMOS) in very large scale integration (VLSI) and ultra large scale integration (ULSI) is to increase chip density and operation speed. However, with increased chip density and operation speed, CMOS power consumption is also increased dramatically. It is expected that the power consumption of a high performance microprocessor will increase from several watts currently to approximately several hundred watts in the near future. The heat generated from this power consumption will raise chip temperature dramatically and degrade circuit performance and reliability. Therefore, reducing chip operation temperature is of great importance for current as well as future VLSI and ULSI technology.
- To date, reduction of chip temperature is accomplished in two ways: 1) Lowering the power consumption, and 2) improving heat dissipation to the ambient environment. The first method is the preferred approach. A lowering of the power consumption is usually accomplished by scaling down the power supply voltage. The power consumption of integrated circuit chips has decreased from 5.0 volts several years ago to today's approximately 1.5 volts. However, lowering of the power supply voltage may impact negatively on the performance of the device. Because of the non-scalability of the build-in voltage of a silicon junction, there is little room for further reduction of the power supply voltage below 1.0 volts if traditional technology is used. Thus, for high performance VLSI and ULSI circuits, further lowering of the power supply voltage may not be the most effective approach.
- As indicated previously, the second approach to the reduction of chip temperature is through improved heat dissipation to the ambient environment. The heat dissipates mainly through the silicon substrate into a metal heat sink inside the package and through a metal interconnect system. This approach typically employs a heat sink/ground plan in physical contact with the silicon substrate. Some modern technologies, however, have eliminated the heat sink/ground plan in physical contact with the silicon substrate. One example is flip-chip technology wherein the chip is inverted so that the interconnect system lies on the underside of the chip rather than on the exposed top surface. These technologies encapsulate the silicon chip inside a package with epoxy material thus eliminating the contact between the silicon substrate and a heat sink. Instead, the metal interconnect system becomes the dominant heat dissipation path.
- Heat dissipation through the interconnect system may be improved by increasing the total physical contact area to a heat source. A large effective physical contact area will reduce the thermal resistivity proportionally. In a typical chip design, the primary effective thermal contact to the transistor is provided by the diffusion or source/drain contact. The total source and drain physical contact area is, however, limited to a small percentage of the total chip size because other structures, such as an active channel, isolation, metal interconnect, and separation space, consume a much larger area of a given chip. Thus, the current design of the thermal contact area to the transistor (i.e., the area available to effectively dissipate heat generated by the transistor) is insufficient to dissipate the heat generated by the power consumption anticipated for future CMOS technology.
- A method of forming a trench filled with a thermally conducting material in a semiconductor substrate is disclosed. In one embodiment, the method includes filling a portion of the trench with a thermally conducting material and patterning a contact to the thermally conducting material. A semiconductor device is also disclosed. In one embodiment, the semiconductor device has a trench defining a cell region, wherein a portion of the trench includes a thermally conducting material, and a contact to the thermally conducting material. A semiconductor device and a method of forming a semiconductor device with an interlayer dielectric that is a thermally conducting material is further disclosed.
- Additional features and benefits of the invention will become apparent from the detailed description, figures, and claims set forth below.
- FIG. 1 is a schematic diagram of a portion of a semiconductor substrate showing a masking layer overlying the substrate and a trench formed in the substrate for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 2 is a schematic diagram of a portion of an integrated circuit structure showing a dielectric material passivating the sidewalls of the trench and overlying the masking layer for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 3 is a schematic diagram of a portion of an integrated circuit structure showing a thermally conducting material overlying the passivating dielectric layer and filled in the trench for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 4 is a schematic diagram of a portion of an integrated circuit structure showing the thermally conducting material filled in the trench and removed from the surface of the substrate by using the masking layer as an etch stop for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 5 is a schematic diagram of a portion of an integrated circuit structure showing the masking layer removed for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 6 is a schematic diagram of a portion of an integrated circuit structure showing a transistor structure formed adjacent to the trench and conductive interconnections to the transistor and the trench for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 7 is a schematic view of a portion of an integrated circuit structure showing six transistor devices and thermally conducting dielectric material filled trench/trench isolation for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 8 is a schematic view of a portion of an integrated circuit structure showing power (e.g., VCC and VSS) bus metal lines also used as the thermal connection to the thermally conducting material in the trench for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 9 is a schematic view of a portion of an integrated circuit structure showing the regular electrical metal interconnections used as thermal connections to the thermally conducting material in the trench for an embodiment of an integrated circuit structure having a trench filled with a thermally conducting material in the semiconductor substrate in accordance with the invention.
- FIG. 10 is a schematic view of a portion of an integrated circuit structure showing dielectric sidewall spacers formed between opposing metal interconnect lines for an embodiment of the invention of an integrated circuit structure having an interlayer thermally conducting dielectric material in accordance with the invention.
- FIG. 11 is a schematic view of a portion of an integrated circuit structure showing a layer of thermally conducting dielectric material deposited over a first level metal interconnect system for an embodiment of the invention of an integrated circuit structure having an interlayer thermally conducting dielectric material in accordance with the invention.
- FIG. 12 is a schematic view of a portion of an integrated circuit structure showing a planarized thermally conducting dielectric material between opposing metal interconnect lines for an embodiment of the invention of an integrated circuit structure having an interlayer thermally conducting dielectric material in accordance with the invention.
- FIG. 13 is a schematic view of a portion of an integrated circuit structure showing an interlayer dielectric deposited over the structure to passivate the metal line and the thermally conducting dielectric material for an embodiment of the invention of an integrated circuit structure having an interlayer thermally conducting dielectric material in accordance with the invention.
- FIG. 14 is a schematic view of a portion of an integrated circuit structure showing an embodiment of the invention with a transistor device adjacent to a trench filled with thermally conducting dielectric material in accordance with the invention.
- FIG. 15 is a schematic view of a portion of an integrated circuit structure showing an embodiment of the invention wherein thermally conducting dielectric material overlies the structure and metal contacts are established to the diffusion regions in accordance with the invention.
- FIG. 16 is a schematic view of a portion of an integrated circuit structure showing an embodiment of the invention wherein the interlayer dielectric layer is replaced with thermally conducting dielectric material in accordance with the invention.
- Embodiments in accordance with the present invention include a semiconductor device and a method for forming a semiconductor device having a trench with a portion of the trench filled with a thermally conducting material defining a cell or active region. Embodiments in accordance with the invention also include a semiconductor device and a method for forming a semiconductor device having a trench with a portion of the trench filled with a thermally conducting materiel defining a cell or active region and a contact to the thermally conducting material. Embodiments in accordance with the invention further include a semiconductor device and a method for forming a semiconductor device with an interlayer dielectric that is a thermally conducting material. Embodiments of the device and process for making the device allow for improved heat dissipation across a chip.
- In one embodiment, a thermal conducting trench filled with a thermally conducting material is embedded in the chip active layer very close to the heating source, e.g., the transistor. The thermally conducting trench may be constructed throughout the isolation region and may provide sufficient extra thermal contact area in addition to those contributed from electrical source/drain contacts, so that sufficient heat may be dissipated without adding extra space. Therefore, the thermal conducting channel filled in the active layer provides additional thermal contact area and significantly relieves the thermal heating problem with little penalty on chip size or process complexity. In another embodiment, thermally conducting material is used as a replacement for part or all of the interlayer dielectric to improve the heat dissipation in higher level structures.
- In the following description, numerous specific details are set forth such as specific materials, thicknesses, processing steps, process parameters, etc., in order to provide a thorough understanding of the invention. One skilled in the art will understand that these specific details need not be employed to practice the invention.
- FIGS.1-6 illustrate schematically an embodiment of a method of forming a semiconductor structure in accordance with the invention. FIG. 1 illustrates the formation of
trenches 150 insilicon substrate 100. The trenches filled with a thermally conducting material are formed using conventional trench isolation techniques. In this trench isolation process, amasking layer 110, such as for example, a silicon nitride (Six Ny) maskinglayer 110, is deposited oversilicon substrate 100 to protectsubstrate 100 from a subsequent etchant and to define a trench or trench pattern. Next, the structure is exposed to a suitable etchant to formtrench 150 in the silicon substrate. The etching oftrench 150 may be carried out by a chlorine etch chemistry, such as for example, BCl3/Cl2, H2/Cl2/SiCl4, and CHCl3/O2/N2, or other suitable etch chemistry as known in the art. -
Trench 150 may be used to define an active region, for example isolating n+ and p+ regions in CMOS circuits. The trench depth may vary, but typically is approximately uniform across thesemiconductor substrate 100 and determined by the particular requirements of the structure. In CMOS technology,such trenches 150 typically range from a depth of 0.4 μm to greater than 3 μm. - Next, as shown in FIG. 2, a
dielectric interface layer 120 is formed over themasking layer 110 and adjacent to the sidewalls and base of thetrench 150.Interface layer 120 may be deposited by conventional techniques, e.g., chemical vapor deposition of dielectric material, or may be grown, e.g., thermal SiO2.Interface layer 120 seals off the exposed silicon in the trench and passivates the trench.Interface layer 120 serves as an interface betweensilicon substrate 100 and the thermally conducting material that will ultimately be filled in the trench.Interface layer 120 serves to prevent any trench leakage between devices isolated by thetrench 150. - In some embodiments,
interface layer 120 thickness may be limited. Thethicker interface layer 120, the higher the thermal resistivity betweensilicon substrate 100 and material in thetrench 150. The thermal resistivity oftrench 150 is increased by athicker interface layer 120, because the heat that is given off by an adjacent device, for example, is impeded from traveling to the thermally conducting material byinterface layer 120. Aninterface layer 120 of SiO2, for example, of 300 Å or less may be appropriate to impart the desirable properties of an interface and suitable thermal resistivity. It is to be appreciated, however, that various dielectric materials of various thicknesses may be used as aninterface layer 120. Further, if channel leakage is not a concern, theinterface layer 120 may be eliminated. - After
interface layer 120 is formed intrench 150, FIG. 3 illustrated athermal conducting layer 130 deposited over the substrate and intotrench 150. Thelayer 130 should also be electrically insulating. Thermally conductive material is material that transfers heat from one point to another. In this context, a thermally conductive material is a material that transfers or conducts heat and may be distinguished, for example, by those materials that primarily insulate, like conventional semiconductor dielectrics such as SiO2 or SixNy. High thermal conductivity is a thermal conductivity greater than 0.2 W/cmK. Of course, the invention is not limited to utilizing materials that have high thermal conductivity. Thermally conductive materials suitable for use in the invention include, but are not limited to, AlN, BN, SiC, polysilicon, and chemical vapor deposited (CVD) diamond. Table I compares the thermal conductivities of ordinary dielectrics of SiO2 and SixNy with these thermally conducting materials and copper metal.TABLE I Thermal Conductivity (W/cm K): SiO2 Si3N4 SiC Poly Si A1N BN Diamond Cu 0.014 0.185 0.38 1.412 1.8-3.2 3.5-4.5 12-23 2.0-5.0 - As shown in FIG. 4, a chemical-mechanical polishing step, suitable for thermally conducting
material 130, is next used to polish away thermally conductingmaterial 130 from the substrate surface leaving thermally conductingmaterial 130 only intrench region 150. The chemical mechanical polish is accomplished using the dielectric layer (e.g., SixNy) 110 as an etch stop. In other words, both thermally conductingmaterial 130 andinterface layer 120 are removed from the upper surface of thesubstrate 100 but remain intrench 150. Though the removal of thermally conductingmaterial 130 from the surface of the substrate is described herein as a chemical-mechanical polishing step, it is to be appreciated that excess thermally conductingmaterial 130 may be removed by way of other techniques, such as for example, conventional etching techniques. - Next, as shown in FIG. 5, the dielectric/
etch stop layer 110 is removed from the substrate surface using standard dry etching techniques. For example, a SixNy etch stop layer is removed using, for example, a CHF3/O2 etch chemistry. The same etch stop layer may alternatively be removed by wet etching, such as for example, by hot phosphoric acid. - With the thermally conducting trench formed, conventional fabrication processes may be used to formulate the integrated circuit structures on the substrate. A schematic side view of a portion of an integrated circuit structure is shown in FIG. 6. In FIG. 6, a transistor is formed in the cell or active region defined by
trench 150 ofsubstrate 100. The transistor consists of agate 140 that is, for example, doped polysilicon, overlying agate oxide 170 and adjacent to n+ or p+ diffusion regions 160 insubstrate 100 that is of the opposite dopant ofdiffusion regions 160.Adjacent gate 140 are sidewalldielectric spacers 180.Sidewall spacers 180 may comprise virtually any dielectric, including a single oxide or silicon nitride (SixNy) or several layers formed by various methods. For example, one or more layers of oxide may be deposited by plasma-enhanced chemical vapor deposition (“PECVD”), thermal CVD, atmospheric pressure CVD, and subatmospheric pressure CVD. An interlayer dielectric (ILD)material 195 is deposited and contact holes are formed to permit discrete metalcontacts diffusion regions 160 andtrenches 150. Finally, FIG. 6 shows contact 196 togate 140 andinterlayer dielectric - As noted above, a
metal interconnect 190, that is, for example, aluminum, is deposited to thediffusion regions 160 to form an electrical interconnection between the diffusion regions of the transistor and the integrated circuit. A similar conductive interconnection is patterned to the thermally conductingmaterial 130 intrench 150. In one embodiment,interconnect 190 is patterned todiffusion region 160 and thermally conductingmaterial 130. In other words,electrical interconnect system 190 may be used as a thermal interconnect system for heat transfer purposes as well as electrical interconnect purposes. The thermally conductingmaterial 130 in this embodiment should be electrically insulating to prevent shorting problems. It should, however, be appreciated, that the thermal interconnect system and the electrical interconnect system need not be the same. Instead, separate or discrete interconnect systems may be established for electrical and thermal purposes. Further, in an embodiment utilizingthermal conducting material 130 having thermal conductivities greater than 1.8 W/cmK, no contact to thermally conductingmaterial 130 is necessary. - To
form interconnect system 190 that is to be used as both an electrical interconnect system and a thermal interconnect system, a masking layer is deposited overdielectric layer 195 exposing areas that will become vias or openings to thermally conductingmaterial 130 anddiffusion regions 160. Next, the via or openings to thermally conductingmaterial 130 anddiffusion regions 160 are formed by conventional etching techniques. For example, a tetraethylorthosilicate (TEOS) SiO2 dielectric layer 195 is anisotropically etched with a CHF3/O 2 etch chemistry to form vias or openings to thermally conductingmaterial 130 anddiffusion regions 160. Once the vias or openings are formed to thermally conductingmaterial 130 anddiffusion regions 160, the masking layer is removed and a metal, for example aluminum, is patterned concurrently to both thermally conductingmaterial 130 anddiffusion regions 160. - The introduction of a trench filled with thermally conducting material significantly improves the thermal dissipation of the chip with little, if any, negative impact on performance in process. Thus, heat generated, for example, by a transistor device may be transferred to the thermally conducting material and then transferred away from the individual device, by transfer through the thermally conductive material itself or, in the embodiment where there is a contact to the thermally conductive material, through the contact, and, optionally, through a heat sink connected to the interconnect system.
- It is generally accepted, for example, that dielectric materials with high thermal conductivity, such as would be suitable for use in the invention, generally will have a high dielectric constant which will tend to increase the inter-metal capacitance and slow down a device. Because the thermally conducting material is embedded in the semiconductor substrate there is little or no negative effect on the circuit speed. Further, once the trench with the thermally conducting material is in place, the modifications to the conventional semiconductor processing steps are not significant, notably the patterning of a metal contact to the trench. However, since the electrical metal interconnect system can be used also as the thermal interconnect system as shown in FIG. 6, the process steps of patterning the metal to the trench are not significant. Further, since the optional interface dielectric layer along the sidewalls of the trench is as thin as 300 Å or less, thermal conduction between the active transistor and the thermally conducting
material 130 is achieved. - FIG. 7 is a schematic top view illustrating an embodiment of an integrated circuit structure with thermally conducting material filled trench isolation. In FIG. 7, thermally conducting
material 130 forms a filled thermal conduction network acrosschip 250. FIG. 7 shows sixtransistors 230 including agate 140 withdiffusion regions 160. Each of the sixtransistors 230 is isolated from one another by a trench filled with a thermally conductingmaterial 130. Metal interconnects 190 are patterned to the diffusion regions.Electrical interconnections 190 are coupled tobus lines electrical contact 196 is patterned togate 140 of eachactive transistor 230. - FIG. 8 is a schematic top view of a portion of an integrated circuit structure wherein the electrical interconnect system is also used for heat transfer purposes. In FIG. 8,
bus lines material 130. Patterning to thermally conductingmaterial 130 is illustrated bycontacts 215 on the bus lines. In this manner, the heat conducted from thetransistor 230 to the thermally conductingmaterial 130 can be dissipated through the metal interconnect system to, for example, an external heat sink (not shown). Since thermally conductingmaterial 130 is thermal conducting and electrically insulating, the same electrical interconnect system can be used for heat transfer purposes. The structure shown in FIG. 9 includescontacts 215 to the bus lines as well ascontacts 217 to other metal interconnect of the circuit to further enhance the heat dissipation capacity of the circuit. - Compared with replacing all of the interlayer dielectric material with thermally conducting material, the approach of the previous embodiments of the invention does not raise interconnect loading capacitance significantly. Further, these embodiments do not require dedicated thermal interconnect systems or any additional chip density. These embodiments also provide more contact area between the metal interconnect and the heating source, e.g., the active transistor.
- FIGS.10-14 are schematic side views of an embodiment of a process of forming further embodiments of the invention wherein thermally conducting material replaces the interlayer dielectric material of the circuit. Because the thermally conducting material will replace interlayer dielectric material, the thermally conducting material should also be electrically insulating. The following described embodiments may be used where a small increase in interconnect coupling capacitance could be tolerated. It is to be noted that the process described herein to create a structure with interlayer thermally conducting material may or may not be used in conjunction with the thermally conducting substrate trenches described above.
- The introduction of thermally conducting material between interconnect lines may be incorporated into the process described above with respect to FIGS.1-6 and wherein the
electrical interconnect 190 doubles as a thermal interconnect. FIG. 10 shows that, afterinterconnect line 190 patterning todiffusion regions 160 and thermally conductingmaterial 130, a dielectric layer, for example, a conformal oxide, is deposited and sidewall spacers formed by a conventional anisotropic etching technique to forminterface spacer portions 185 between adjacentelectrical interconnect structures 190. For example, SiO2 spacer portions 185 of between 500-1,000 Å may be formed. - FIG. 11 shows that once
interface spacer portions 185 are formed, a thermally conductingmaterial 260 is deposited over the structure in a similar manner as was done with respect to FIG. 3, supra. Further, in the case where interlayer thermally conductingmaterial 260 is used in connection with a substrate with thermally conducting material-filled trenches, thermally conductingmaterial 260 can be the same as thermally conductingmaterial 130 filled in substrate trenches. - The deposition of thermally conducting
material 260 is followed by a chemical-mechanical polish process to planarize the structure and polish thermally conductingmaterial 260 back, usingmetal interconnect 190 for end point detection. An etching process may also be substituted for the chemical-mechanical polish process. In this manner, as shown in FIG. 12, thermally conductingmaterial 260 remains in the region adjacent distinctelectrical interconnect lines 190 forming a thermally conductinginter-metal trench 260 separated by dielectricsidewall spacer portions 185. Astandard interlayer dielectric 270, for example a TEOS or PTEOS SiO2, is then deposited over the structure as shown in FIG. 13. The same or similar process as described in FIGS. 10-13 may be repeated for higher level interconnects. - Where interconnect capacitance is of less concern, the interlayer dielectric may be completely replaced with thermally conducting dielectric material as shown in FIGS.14-16 wherein thermally conducting
material electrical interconnect system 190. This structure may be achieved by substituting the deposition of dielectric material that would otherwise isolate the patterned metal lines with the thermally conducting dielectric material described above with reference to other embodiments of the invention. FIG. 14, shows a schematic side view showing a transistor formed in an active region of a substrate and trenches filled with thermally conductingmaterial 130 adjacent the transistor device and aspacer layer 180 around the gate. As shown in FIG. 15, thermally conductingdielectric layer 290 overlies the structure andmetal interconnect lines 190 are patterned todiffusion regions 160. FIG. 15 also shows interconnect lines adjacent distinctelectrical interconnect lines 190 isolated from one another bysidewall spacers 185. Finally, in FIG. 16, a layer of thermally conductingmaterial 280 that is also electrically insulating overlies the structure. - By introducing a trench filled with thermally conducting material, the thermal dissipation of the chip may be significantly improved with little, if any, negative impact on performance and process. By extending the use of the thermally conducting material to inter-metal space, the embodiments in accordance with the invention further improve both heat dissipation and temperature uniformity across the chip.
- Due to the use of thermally conductive material in accordance with the invention, thermal equilibrium across the chip can be achieved much faster than conventional structures to provide a temperature distribution across the chip that is more uniform. This results in a more reliable electromigration of the interconnect system. The thermally conducting material utilized in accordance with the invention also helps to dissipate heat from the transistor to the surface of the structure.
- In the preceding detailed description, the invention is described with reference to specific embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.
Claims (8)
1. A method of forming a semiconductor structure comprising:
forming a transistor structure in an active area of a semiconductor substrate, said transistor structure including a gate on said substrate, said gate having a top surface and opposing side surfaces, first dielectric spacer portions adjacent said top surface and said opposing side surfaces, and diffusion regions in said substrate adjacent said gate; and
depositing a thermally conducting non-electrical conducting material over said transistor structure.
2. The method of claim 1 , further comprising the step of patterning a contact to at least one of said diffusion regions.
3. The method of claim of claim 2 , wherein said patterned contact has a top surface and a plurality of exposed side surfaces, and wherein after the step of patterning said contact to one of said diffusion regions, the method further comprises forming a second spacer portion of dielectric material adjacent to at least one of said exposed side portions of said contact.
4. The method of claim 3 , further comprising the step of depositing a thermally conducting material over said top surface of said contact.
5. The method of claim 1 , wherein said thermally conducting non-electrical conducting material is selected from the group consisting of AlN, BN, SiC, polysilicon, and CVD diamond.
6. A method of forming a semiconductor structure comprising:
forming a transistor structure in an active area of a semiconductor substrate, said transistor structure including a gate on said substrate, said gate having a top surface and opposing side surfaces, dielectric spacer portions adjacent said top surface and said opposing side surfaces, diffusion regions in said substrate adjacent said gate, and a metal contact to at least one of said diffusion regions; and
depositing a thermally conducting non-electrical conducting material over said transistor structure.
7. The method of claim 6 , wherein said dielectric spacer portions are first dielectric spacer portions and wherein said metal contact has a top surface and a plurality of exposed side surfaces, said method further comprising forming a second spacer portion of dielectric material adjacent to at least one of said exposed side portions of said contact.
8. The method of claim 6 , wherein said thermally conducting non-electrical conducting material is selected from the group consisting of AlN, BN, SiC, polysilicon, and CVD diamond.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/616,854 US20040018706A1 (en) | 1997-03-31 | 2003-07-09 | Method for forming a thermal conducting trench in a semiconductor structure |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/829,860 US6222254B1 (en) | 1997-03-31 | 1997-03-31 | Thermal conducting trench in a semiconductor structure and method for forming the same |
US09/791,054 US6624045B2 (en) | 1997-03-31 | 2001-02-21 | Thermal conducting trench in a seminconductor structure and method for forming the same |
US10/616,854 US20040018706A1 (en) | 1997-03-31 | 2003-07-09 | Method for forming a thermal conducting trench in a semiconductor structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/791,054 Division US6624045B2 (en) | 1997-03-31 | 2001-02-21 | Thermal conducting trench in a seminconductor structure and method for forming the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040018706A1 true US20040018706A1 (en) | 2004-01-29 |
Family
ID=25255749
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/829,860 Expired - Lifetime US6222254B1 (en) | 1997-03-31 | 1997-03-31 | Thermal conducting trench in a semiconductor structure and method for forming the same |
US09/791,054 Expired - Lifetime US6624045B2 (en) | 1997-03-31 | 2001-02-21 | Thermal conducting trench in a seminconductor structure and method for forming the same |
US10/616,854 Abandoned US20040018706A1 (en) | 1997-03-31 | 2003-07-09 | Method for forming a thermal conducting trench in a semiconductor structure |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/829,860 Expired - Lifetime US6222254B1 (en) | 1997-03-31 | 1997-03-31 | Thermal conducting trench in a semiconductor structure and method for forming the same |
US09/791,054 Expired - Lifetime US6624045B2 (en) | 1997-03-31 | 2001-02-21 | Thermal conducting trench in a seminconductor structure and method for forming the same |
Country Status (5)
Country | Link |
---|---|
US (3) | US6222254B1 (en) |
EP (1) | EP0983612B1 (en) |
AU (1) | AU6776598A (en) |
DE (1) | DE69841613D1 (en) |
WO (1) | WO1998044561A1 (en) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19853268C2 (en) * | 1998-11-18 | 2002-04-11 | Infineon Technologies Ag | Field effect controlled transistor and method for its production |
US6573565B2 (en) * | 1999-07-28 | 2003-06-03 | International Business Machines Corporation | Method and structure for providing improved thermal conduction for silicon semiconductor devices |
US6683345B1 (en) * | 1999-12-20 | 2004-01-27 | International Business Machines, Corp. | Semiconductor device and method for making the device having an electrically modulated conduction channel |
US6288426B1 (en) * | 2000-02-28 | 2001-09-11 | International Business Machines Corp. | Thermal conductivity enhanced semiconductor structures and fabrication processes |
GB2371922B (en) * | 2000-09-21 | 2004-12-15 | Cambridge Semiconductor Ltd | Semiconductor device and method of forming a semiconductor device |
JP2002270815A (en) * | 2001-03-14 | 2002-09-20 | Hitachi Ltd | Semiconductor device and driver circuit constituted of the semiconductor device |
KR100421048B1 (en) * | 2001-09-07 | 2004-03-04 | 삼성전자주식회사 | Semiconductor device having local interconnection layer & fabricating method thereof |
US6525419B1 (en) * | 2002-02-14 | 2003-02-25 | Intel Corporation | Thermally coupling electrically decoupling cooling device for integrated circuits |
JP3954532B2 (en) * | 2003-06-13 | 2007-08-08 | 沖電気工業株式会社 | Manufacturing method of SOI semiconductor device and SOI semiconductor device |
WO2005001930A1 (en) * | 2003-06-27 | 2005-01-06 | Koninklijke Philips Electronics N.V. | Integrated circuit with an integrated heat sink |
US20050274951A1 (en) * | 2004-06-14 | 2005-12-15 | Howard Gregory E | MOSFET having channel in bulk semiconductor and source/drain on insulator, and method of fabrication |
FR2872630B1 (en) * | 2004-07-01 | 2006-12-01 | St Microelectronics Sa | LOCKING PHENOMENON TOLERANT INTEGRATED CIRCUIT |
US7332422B2 (en) * | 2005-01-05 | 2008-02-19 | Chartered Semiconductor Manufacturing, Ltd. | Method for CuO reduction by using two step nitrogen oxygen and reducing plasma treatment |
JP2007194259A (en) * | 2006-01-17 | 2007-08-02 | Toshiba Corp | Semiconductor device, and method of manufacturing same |
FR2901407A1 (en) * | 2006-05-18 | 2007-11-23 | Commissariat Energie Atomique | Integrated circuit e.g. complementary MOS logic circuit, for e.g. silicon on insulator substrate, has evacuating unit evacuating heat and including cooling wall in electrically insulating material |
DE102007015295B4 (en) * | 2007-03-29 | 2013-05-16 | Infineon Technologies Ag | Power semiconductor component with temperature sensor and method for producing a power semiconductor component with an integrated temperature sensor |
US20090218682A1 (en) * | 2008-03-03 | 2009-09-03 | Nils Lundberg | Semiconductor chip |
US8354327B2 (en) * | 2011-04-21 | 2013-01-15 | Globalfoundries Singapore Pte Ltd | Scheme for planarizing through-silicon vias |
US9006102B2 (en) | 2011-04-21 | 2015-04-14 | Globalfoundries Singapore Pte Ltd | Hybrid TSV and method for forming the same |
US9059269B2 (en) * | 2013-01-10 | 2015-06-16 | International Business Machines Corporation | Silicon-on-insulator heat sink |
US11004680B2 (en) | 2016-11-26 | 2021-05-11 | Texas Instruments Incorporated | Semiconductor device package thermal conduit |
US10529641B2 (en) | 2016-11-26 | 2020-01-07 | Texas Instruments Incorporated | Integrated circuit nanoparticle thermal routing structure over interconnect region |
US10256188B2 (en) | 2016-11-26 | 2019-04-09 | Texas Instruments Incorporated | Interconnect via with grown graphitic material |
US11676880B2 (en) | 2016-11-26 | 2023-06-13 | Texas Instruments Incorporated | High thermal conductivity vias by additive processing |
US10811334B2 (en) | 2016-11-26 | 2020-10-20 | Texas Instruments Incorporated | Integrated circuit nanoparticle thermal routing structure in interconnect region |
US10861763B2 (en) | 2016-11-26 | 2020-12-08 | Texas Instruments Incorporated | Thermal routing trench by additive processing |
CN111627854B (en) * | 2019-02-27 | 2023-06-13 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
CN113782603B (en) * | 2020-06-10 | 2023-08-01 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6001685A (en) * | 1993-12-21 | 1999-12-14 | Hyundai Electronics Industries Co., Ltd. | Method of making a semiconductor device |
Family Cites Families (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4811047A (en) * | 1983-08-25 | 1989-03-07 | Canon Kabushiki Kaisha | Image forming apparatus with means for recognizing an original condition |
JPS60126861A (en) * | 1983-12-13 | 1985-07-06 | Fujitsu Ltd | Semiconductor memory device |
US4656101A (en) * | 1984-11-07 | 1987-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device with a protective film |
KR900001836B1 (en) * | 1985-07-02 | 1990-03-24 | 마쯔시다덴기산교 가부시기가이샤 | Method of manufacturing semiconductor device |
US4649625A (en) | 1985-10-21 | 1987-03-17 | International Business Machines Corporation | Dynamic memory device having a single-crystal transistor on a trench capacitor structure and a fabrication method therefor |
US4751558A (en) * | 1985-10-31 | 1988-06-14 | International Business Machines Corporation | High density memory with field shield |
JPS62136069A (en) * | 1985-12-10 | 1987-06-19 | Hitachi Ltd | Semiconductor device and manufacture of the same |
US4811067A (en) * | 1986-05-02 | 1989-03-07 | International Business Machines Corporation | High density vertically structured memory |
US4763181A (en) * | 1986-12-08 | 1988-08-09 | Motorola, Inc. | High density non-charge-sensing DRAM cell |
US5250458A (en) * | 1987-02-25 | 1993-10-05 | Mitsubishi Denki Kabushiki Kaisha | Method for manufacturing semiconductor memory device having stacked memory capacitors |
US5034347A (en) * | 1987-10-05 | 1991-07-23 | Menlo Industries | Process for producing an integrated circuit device with substrate via hole and metallized backplane |
KR910000246B1 (en) * | 1988-02-15 | 1991-01-23 | 삼성전자 주식회사 | Semiconductor memory device |
JPH0821685B2 (en) * | 1988-02-26 | 1996-03-04 | 株式会社東芝 | Method of manufacturing semiconductor memory |
GB2246471B (en) * | 1988-08-23 | 1993-07-28 | Nobuo Mikoshiba | Cooling semiconductor devices |
JPH02137473A (en) * | 1988-11-17 | 1990-05-25 | Dainippon Screen Mfg Co Ltd | Interpolating method in image scan recording |
US5001525A (en) * | 1989-03-27 | 1991-03-19 | International Business Machines Corporation | Two square memory cells having highly conductive word lines |
US5701022A (en) * | 1989-05-22 | 1997-12-23 | Siemens Aktiengesellschaft | Semiconductor memory device with trench capacitor |
US5071782A (en) * | 1990-06-28 | 1991-12-10 | Texas Instruments Incorporated | Vertical memory cell array and method of fabrication |
EP0512186A1 (en) * | 1991-05-03 | 1992-11-11 | International Business Machines Corporation | Cooling structures and package modules for semiconductors |
JP2994110B2 (en) * | 1991-09-09 | 1999-12-27 | 株式会社東芝 | Semiconductor storage device |
KR970001894B1 (en) * | 1991-09-13 | 1997-02-18 | Nippon Electric Kk | Semiconductor memory device |
JPH07112049B2 (en) * | 1992-01-09 | 1995-11-29 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Dynamic random access memory device and manufacturing method |
JPH05200601A (en) * | 1992-01-24 | 1993-08-10 | Takizawa Tekkosho:Kk | Machine tool |
US5313094A (en) * | 1992-01-28 | 1994-05-17 | International Business Machines Corportion | Thermal dissipation of integrated circuits using diamond paths |
JP3322936B2 (en) * | 1992-03-19 | 2002-09-09 | 株式会社東芝 | Semiconductor storage device |
US5292679A (en) * | 1992-04-23 | 1994-03-08 | Nippon Steel Corporation | Process for producing a semiconductor memory device having memory cells including transistors and capacitors |
US5508541A (en) * | 1992-09-22 | 1996-04-16 | Kabushiki Kaisha Toshiba | Random access memory device with trench-type one-transistor memory cell structure |
US5386132A (en) * | 1992-11-02 | 1995-01-31 | Wong; Chun C. D. | Multimedia storage system with highly compact memory device |
JPH06246914A (en) * | 1993-02-26 | 1994-09-06 | Brother Ind Ltd | Ink jet head |
US5272104A (en) * | 1993-03-11 | 1993-12-21 | Harris Corporation | Bonded wafer process incorporating diamond insulator |
US5573973A (en) * | 1993-03-19 | 1996-11-12 | National Semiconductor Corporation | Integrated circuit having a diamond thin film trench arrangement as a component thereof and method |
US5683939A (en) * | 1993-04-02 | 1997-11-04 | Harris Corporation | Diamond insulator devices and method of fabrication |
US5422294A (en) * | 1993-05-03 | 1995-06-06 | Noble, Jr.; Wendell P. | Method of making a trench capacitor field shield with sidewall contact |
JP2500630B2 (en) * | 1993-06-25 | 1996-05-29 | 日本電気株式会社 | Semiconductor device |
US5420061A (en) * | 1993-08-13 | 1995-05-30 | Micron Semiconductor, Inc. | Method for improving latchup immunity in a dual-polysilicon gate process |
JP2956455B2 (en) * | 1993-11-17 | 1999-10-04 | 日本電気株式会社 | Method for manufacturing semiconductor memory device |
JP2797933B2 (en) * | 1993-11-30 | 1998-09-17 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US5369049A (en) * | 1993-12-17 | 1994-11-29 | International Business Machines Corporation | DRAM cell having raised source, drain and isolation |
US5387534A (en) * | 1994-05-05 | 1995-02-07 | Micron Semiconductor, Inc. | Method of forming an array of non-volatile sonos memory cells and array of non-violatile sonos memory cells |
US5429978A (en) * | 1994-06-22 | 1995-07-04 | Industrial Technology Research Institute | Method of forming a high density self-aligned stack in trench |
US5675176A (en) * | 1994-09-16 | 1997-10-07 | Kabushiki Kaisha Toshiba | Semiconductor device and a method for manufacturing the same |
AUPM827094A0 (en) * | 1994-09-20 | 1994-10-13 | Queensland Railways | Open stator axial flux electric motor |
FR2725307B1 (en) * | 1994-09-30 | 1996-12-20 | Sgs Thomson Microelectronics | SEMICONDUCTOR COMPONENT FOR FEEDING, RECIRCULATION AND DEMAGNETIZATION OF A SELFIC CHARGE |
US5767578A (en) * | 1994-10-12 | 1998-06-16 | Siliconix Incorporated | Surface mount and flip chip technology with diamond film passivation for total integated circuit isolation |
US5508542A (en) * | 1994-10-28 | 1996-04-16 | International Business Machines Corporation | Porous silicon trench and capacitor structures |
JPH08250677A (en) * | 1994-12-28 | 1996-09-27 | Nippon Steel Corp | Semiconductor memory device and its fabrication method |
US5672889A (en) * | 1995-03-15 | 1997-09-30 | General Electric Company | Vertical channel silicon carbide metal-oxide-semiconductor field effect transistor with self-aligned gate for microwave and power applications, and method of making |
KR100232506B1 (en) * | 1995-06-27 | 1999-12-01 | 포만 제프리 엘. | Copper alloys for chip and package interconnections and method of making |
US5662768A (en) * | 1995-09-21 | 1997-09-02 | Lsi Logic Corporation | High surface area trenches for an integrated ciruit device |
US5909039A (en) * | 1996-04-24 | 1999-06-01 | Abb Research Ltd. | Insulated gate bipolar transistor having a trench |
KR100195209B1 (en) * | 1996-05-15 | 1999-06-15 | 윤종용 | Fabrication method of semiconductor device |
KR100239414B1 (en) * | 1996-11-07 | 2000-01-15 | 김영환 | Fabricating method of semiconductor device |
US5945707A (en) * | 1998-04-07 | 1999-08-31 | International Business Machines Corporation | DRAM cell with grooved transfer device |
-
1997
- 1997-03-31 US US08/829,860 patent/US6222254B1/en not_active Expired - Lifetime
-
1998
- 1998-03-25 EP EP98913144A patent/EP0983612B1/en not_active Expired - Lifetime
- 1998-03-25 DE DE69841613T patent/DE69841613D1/en not_active Expired - Lifetime
- 1998-03-25 WO PCT/US1998/005947 patent/WO1998044561A1/en active Application Filing
- 1998-03-25 AU AU67765/98A patent/AU6776598A/en not_active Abandoned
-
2001
- 2001-02-21 US US09/791,054 patent/US6624045B2/en not_active Expired - Lifetime
-
2003
- 2003-07-09 US US10/616,854 patent/US20040018706A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6001685A (en) * | 1993-12-21 | 1999-12-14 | Hyundai Electronics Industries Co., Ltd. | Method of making a semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
EP0983612A4 (en) | 2001-03-28 |
US6624045B2 (en) | 2003-09-23 |
AU6776598A (en) | 1998-10-22 |
EP0983612B1 (en) | 2010-04-14 |
US6222254B1 (en) | 2001-04-24 |
WO1998044561A1 (en) | 1998-10-08 |
US20010035578A1 (en) | 2001-11-01 |
EP0983612A1 (en) | 2000-03-08 |
DE69841613D1 (en) | 2010-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7223992B2 (en) | Thermal conducting trench in a semiconductor structure | |
US6624045B2 (en) | Thermal conducting trench in a seminconductor structure and method for forming the same | |
US7052937B2 (en) | Method and structure for providing improved thermal conduction for silicon semiconductor devices | |
US6730590B2 (en) | Semiconductor integrated circuit device and fabrication process thereof | |
EP2022090B1 (en) | Dual wired integrated circuit chips | |
US5472900A (en) | Capacitor fabricated on a substrate containing electronic circuitry | |
US8604505B2 (en) | Semiconductor device and a method of manufacturing the same and designing the same | |
US6091149A (en) | Dissolvable dielectric method and structure | |
US6303414B1 (en) | Method of forming PID protection diode for SOI wafer | |
US6333557B1 (en) | Semiconductor chip structures with embedded thermal conductors | |
US6121146A (en) | Method for forming contact plugs of a semiconductor device | |
KR100615658B1 (en) | Buried local interconnect | |
US6137126A (en) | Method to reduce gate-to-local interconnect capacitance using a low dielectric constant material for LDD spacer | |
US6593632B1 (en) | Interconnect methodology employing a low dielectric constant etch stop layer | |
JP2001308178A (en) | Method of manufacturing semiconductor device | |
US6352905B1 (en) | Method and structure of high and low K buried oxide for SOI technology | |
WO2000035000A1 (en) | Ultra high-speed semiconductor integrated circuit interconnect structure and fabrication method using free-space dielectric | |
KR980011890A (en) | Method of filling a contact hole in a semiconductor device | |
JPH10189591A (en) | Semiconductor integrated circuit device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |