Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20040061217 A1
Publication typeApplication
Application numberUS 10/665,651
Publication dateApr 1, 2004
Filing dateSep 19, 2003
Priority dateOct 15, 1999
Also published asUS6646339
Publication number10665651, 665651, US 2004/0061217 A1, US 2004/061217 A1, US 20040061217 A1, US 20040061217A1, US 2004061217 A1, US 2004061217A1, US-A1-20040061217, US-A1-2004061217, US2004/0061217A1, US2004/061217A1, US20040061217 A1, US20040061217A1, US2004061217 A1, US2004061217A1
InventorsJae Ku, Jae Yee
Original AssigneeKu Jae Hun, Yee Jae Hak
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Thin and heat radiant semiconductor package and method for manufacturing
US 20040061217 A1
Abstract
A semiconductor package which is improved in thinness and heat radiation and a method for making the same. The package includes a semiconductor chip electrically connected to leads of a leadframe via input and output bond pads. The leadframe may have a ground ring formed therein. The leads and semiconductor chip are at least partially encapsulated by an encapsulant. The semiconductor chip and leads have bottom surfaces which are externally exposed to improve heat radiation and reduce the thickness of the package. The package is made by placing the leadframe having leads onto adhesive tape, affixing a semiconductor chip into an open space on the leadframe, pressurizing the leadframe and chip downwardly for securement to the adhesive tape, electrically connecting input bond pads and output bond pads on the chip to the leads; at least partially encapsulating the leads and semiconductor chip; removing the tape from the bottom surfaces of the leads and chip; and cutting the leadframe to form the package. In an alternate embodiment, a chip paddle is connected to the leadframe and the semiconductor chip is secured to the chip paddle via an adhesive.
Images(15)
Previous page
Next page
Claims(16)
What is claimed is:
1. A packaged semiconductor, comprising:
a semiconductor chip having a planar upper surface, a circumference and a bottom surface;
a plurality of input bond pads on the planar upper surface of said semiconductor chip along the circumference and electrically connected to said semiconductor chip;
a plurality of output bond pads on the planar upper surface along the circumference of said semiconductor chip and electrically connected to said semiconductor chip;
a leadframe having a plurality of tie bars, said tie bars having a side surface and a bottom surface, said leadframe having a plurality of dam bars;
a plurality of internal leads connected to said leadframe, said plurality of internal leads having a side surface and a bottom surface, said plurality of internal leads being radially formed at regular intervals along and spaced apart from said circumference of said semiconductor chip and extending towards said semiconductor chip, each of said plurality of internal leads having a half-etched section facing said semiconductor chip, each of said plurality of leads having an upper surface in the plane of said upper surface of said semiconductor chip;
a plurality of conductive wires for electrically connecting to said plurality of internal leads and to said semiconductor chip;
encapsulant material encapsulating said semiconductor chip, said plurality of conductive wires, and said plurality of internal leads to form a package body, wherein flow of said encapsulant material is limited by said plurality of dam bars formed on said leadframe; and
wherein said semiconductor chip, said plurality of internal leads and said plurality of tie bars are externally exposed at respective side and bottom surface.
2. The semiconductor package of claim 1, further comprising
a chip paddle connected to said leadframe, said chip paddle having a top surface, a side surface and a bottom surface, said chip paddle bonded to said bottom surface of said semiconductor chip by an adhesive, said chip paddle having corners, a circumference and a half-etched section at a lower edge of said chip paddle along said chip paddle circumference.
3. The semiconductor package of claim 2, wherein each of said plurality of tie bars are connected to said corners of said chip paddle.
4. The semiconductor package of claim 3, wherein each of said plurality of tie bars has a half-etched section, and whereas each of said plurality of tie bars externally extend from said chip paddle.
5. A packaged semiconductor, comprising:
a leadframe having a plurality of tie bars, said tie bars having a side surface and a bottom surface, said leadframe having a plurality of dam bars and a space for receiving a semiconductor chip;
a plurality of internal leads connected to said leadframe, said plurality of internal leads having a side surface and a bottom surface, said plurality of internal leads being radially formed at regular intervals along and spaced apart from said circumference of said semiconductor chip and extending towards said semiconductor chip, each of said plurality of internal leads having a half-etched section facing said semiconductor chip, each of said plurality of leads having an upper surface in the plane of said upper surface of said semiconductor chip;
a plurality of conductive wires for electrically connecting to said plurality of internal leads and to said semiconductor chip;
encapsulant material encapsulating said semiconductor chip, said plurality of conductive wires, and said plurality of internal leads to form a package body, wherein flow of said encapsulant material is limited by said plurality of dam bars formed on said leadframe; and
wherein said semiconductor chip, said plurality of internal leads and said plurality of tie bars are externally exposed at respective side and bottom surface.
6. The semiconductor package of claim 5, further comprising:
a semiconductor chip having a planar upper surface, a circumference and a bottom surface secured into said space on said leadframe.
7. The semiconductor package of claim 6, further comprising:
a plurality of input bond pads on the planar upper surface of said semiconductor chip along the circumference and electrically connected to said semiconductor chip; and
a plurality of output bond pads on the planar upper surface along the circumference of said semiconductor chip and electrically connected to said semiconductor chip;
8. The semiconductor package of claim 7, further comprising
a chip paddle connected to said leadframe, said chip paddle having a top surface, a side surface and a bottom surface, said chip paddle bonded to said bottom surface of said semiconductor chip by an adhesive, said chip paddle having corners, a circumference and a half-etched section at a lower edge of said chip paddle along said chip paddle circumference.
9. The semiconductor package of claim 8, wherein each of said plurality of tie bars are connected to said corners of said chip paddle.
10. The semiconductor package of claim 9, wherein each of said plurality of tie bars has a half-etched section, and whereas each of said plurality of tie bars externally extend from said chip paddle.
11. A method for making a semiconductor package, comprising the steps of:
placing a leadframe having a plurality of leads and a space for accommodating a semiconductor chip on an adhesive tape, said plurality of leads having a bottom surface;
affixing a semiconductor chip having a bottom surface, input bond pads and output bond pads within said space on said leadframe;
pressurizing said leadframe and said semiconductor chip downwardly onto said tape;
electrically connecting said input bond pads and said output bond pads of said semiconductor chip to said leads via wires;
encapsulating said semiconductor chip, said wires, and said leads by an encapsulant material to form a package body;
removing said adhesive tape from said package body while leaving said bottom surface of said leads and said bottom surface of said semiconductor chip externally exposed; and
cutting said package from said leadframe.
12. The method as in claim 11, wherein the steps are performed sequentially.
13. A method for making a packaged semiconductor, comprising the steps of:
placing a leadframe having a plurality of leads, a ground ring having a bottom surface, and a space for accommodating a semiconductor chip on an adhesive tape, said plurality of leads having a bottom surface;
affixing a semiconductor chip having a bottom surface, input bond pads and output bond pads within said space on said leadframe;
electrically connecting said input bond pads and said output bond pads of said semiconductor chip to said leads via wires;
encapsulating said semiconductor chip, said ground ring, said wires, and said leads by an encapsulant material to form a package body;
removing said adhesive tape from said package body while leaving said bottom surface of said leads, said bottom surface of said ground ring, and said bottom surface of said semiconductor chip externally exposed; and
cutting said package from said leadframe.
14. The method as in claim 13, wherein the steps are performed sequentially.
15. A method for making a packaged semiconductor, comprising the steps of:
placing a leadframe having a chip paddle having a bottom surface and a plurality of leads on an adhesive tape, said plurality of leads having a bottom surface;
affixing a semiconductor chip having a bottom surface, input bond pads and output bond pads onto said chip paddle via an adhesive;
electrically connecting said input bond pads and said output bond pads of said semiconductor chip to said leads via wires;
encapsulating said semiconductor chip, said wires, and said leads by an encapsulant material to form a package body;
removing said adhesive tape from said package body while leaving said bottom surface of said leads and said bottom surface of said semiconductor chip externally exposed; and
cutting said package from said leadframe.
16. The method as in claim 15, wherein the steps are performed sequentially.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Technical Field of the Invention
  • [0002]
    The present invention relates to a packaged semiconductor, a semiconductor package and a method for fabricating the package, and more particularly but not by way of limitation, to a thin semiconductor package having improvements in heat radiation and a method for manufacturing the same.
  • [0003]
    2. History of Related Art
  • [0004]
    It is conventional in the electronic industry to encapsulate one or more semiconductor devices, such as integrated circuit dies, or chips, in a semiconductor package. These plastic packages protect a chip from environmental hazards, and provide a method of and apparatus for electrically and mechanically attaching the chip to an intended device. Recently, such semiconductor packages have included metal lead frames for supporting an integrated circuit chip which is bonded to a chip paddle region formed centrally therein. Bond wires which electrically connect pads on the integrated circuit chip to individual leads of the lead frame are then incorporated. A hard plastic encapsulating material, or encapsulant, which covers the bond wire, the integrated circuit chip and other components, forms the exterior of the package. A primary focus in this design is to provide the chip with adequate protection from the external environment in a reliable and effective manner.
  • [0005]
    As set forth above, the semiconductor package therein described incorporates a lead frame as the central supporting structure of such a package. A portion of the lead frame completely surrounded by the plastic encapsulant is internal to the package. Portions of the lead frame extend internally from the package and are then used to connect the package externally. More information relative to lead frame technology may be found in Chapter 8 of the book Micro Electronics Packaging Handbook, (1989), edited by R. Tummala and E. Rymaszewski and incorporated by reference herein. This book is published by Van Nostrand Reinhold, 115 Fifth Avenue, New York, N.Y.
  • [0006]
    Once the integrated circuit chips have been produced and encapsulated in semiconductor packages described above, they may be used in a wide variety of electronic appliances. The variety of electronic devices utilizing semiconductor packages has grown dramatically in recent years. These devices include cellular phones, portable computers, etc. Each of these devices typically include a motherboard on which a significant number of such semiconductor packages are secured to provide multiple electronic functions. These electronic appliances are typically manufactured in reduced sizes and at reduced costs, consumer demand increases. Accordingly, not only are semiconductor chips highly integrated, but also semiconductor packages are highly miniaturized with an increased level of package mounting density.
  • [0007]
    According to such miniaturization tendencies, semiconductor packages, which transmit electrical signals from semiconductor chips to motherboards and support the semiconductor chips on the motherboards, have been designed to have a small size. By way of example only, such semiconductor packages may have a size on the order of 11 mm to 1010 mm. Examples of such semiconductor packages are referred to as MLF (micro leadframe) type semiconductor packages and MLP (micro leadframe package) type semiconductor packages. Both MLF type semiconductor packages and MLP type semiconductor packages are generally manufactured in the same manner.
  • [0008]
    Such conventional semiconductor packages are not without problems. Specifically, a typical semiconductor package is difficult to make slim because the thickness of the internal leads is equivalent to the thickness of the chip paddle. Further, the mounting of the semiconductor chip on the chip paddle increases the overall thickness of the package. The thickness is increased because of the input/output pads on the semiconductor chip mounted on the chip paddle are positioned at a higher level than the internal leads, thereby increasing the loop height of the conductive wires. The increased height may contribute to wire sweeping, caused by the encapsulation material during encapsulation.
  • [0009]
    In addition, mounting the semiconductor chip on a chip paddle having an externally exposed bottom surface has poorer heat radiation than having a direct externally exposed bottom surface of the semiconductor chip.
  • [0010]
    Finally, after the chip-mounting step and wire-bonding step are performed, the semiconductor package is encapsulated only after the leadframe is positioned on a mold. Thus, although the leadframe is in close contact with the lower mold die, some encapsulation material infiltrates through the interface between the leadframe and the lower mold die, resulting in the formation of so-called “flash”. An extra de-flashing step must then generally be executed.
  • SUMMARY OF THE INVENTION
  • [0011]
    In one embodiment of the present invention, there is provided a semiconductor package comprising a semiconductor chip having an upper surface and a bottom surface. A plurality of input bond pads and output bond pads on the upper surface of the semiconductor chip and along the circumference of the semiconductor chip are electrically connected to the semiconductor chip. A chip paddle may be provided which has a top surface, a side surface and a bottom surface. The chip paddle is bonded to the bottom surface of the semiconductor chip by an adhesive. The chip paddle has corners, a circumference and a half-etched section at the lower edge of the chip paddle along the chip paddle circumference.
  • [0012]
    A lead frame is provided having a plurality of tie bars. Each of the tie bars has a side surface and a bottom surface. The plurality of tie bars are connected to the corners of the chip paddle. The plurality of the tie bars externally extend from the chip paddle and have a half-etched section. A plurality of dam bars are provided on the lead frame help limit flow of encapsulation material on the leadframe.
  • [0013]
    A plurality of internal leads connect to the leadframe. Each of the leads has a side surface and a bottom surface. The leads are radially formed at regular intervals along and spaced apart from the circumference to the chip paddle and extend towards the chip paddle. Each of the leads has a step shaped half-etched section facing the chip paddle.
  • [0014]
    A plurality of via conductive wires are electrically connected to and between the plurality of leads and the semiconductor chip. Encapsulating material encapsulates the semiconductor chip, conductive wires, chip paddle, and the leads to form a package body. The flow of the encapsulation material is limited by the dam bars formed on the leadframe. The dam bars also serve to stabilize the leads on the leadframe. After encapsulation, the chip paddle, leads, and tie bars are externally exposed at respective side and bottom surfaces.
  • [0015]
    A ground ring may be provided on the leadframe having an upper surface and a lower surface. The conductive wires may be connected to the ground ring, which is exposed at the lower surface. The ground ring may further serve to function as a power ring.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0016]
    A more complete understanding of the method and apparatus of the present invention may be obtained by reference to the following detailed description when taken in conjunction with the accompanying Drawings wherein:
  • [0017]
    [0017]FIG. 1A is a cross-section of a semiconductor package made in accordance with one embodiment of the present invention;
  • [0018]
    [0018]FIG. 1B is a cross-section of the semiconductor package of FIG. 1A with a ground ring included in the package;
  • [0019]
    [0019]FIG. 2A is a cross-section of an alternate embodiment of a semiconductor package made in accordance with the teachings of the present invention;
  • [0020]
    [0020]FIG. 2B is a cross-section of the semiconductor package of FIG. 2A with a ground ring included in the package;
  • [0021]
    [0021]FIG. 3 is a top plan view of a leadframe;
  • [0022]
    FIGS. 4-9 are side-elevation cross-sections of a preferred embodiment of the semiconductor package of the present invention from the initial to final construction; and
  • [0023]
    FIGS. 10-14 are side-elevation cross-sections of an alternate embodiment of the semiconductor package of the present invention from the initial to final construction.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0024]
    Referring first to FIGS. 1A and 1B, there is shown a cross sectional illustration of one embodiment of a semiconductor package 10 construed in accordance with the principles of the present invention. The semiconductor package 10 includes a corner 12 and bottom surface 15. The semiconductor package 10 further includes a semiconductor chip 20 having an upper surface 30, a circumference 40 and a bottom surface 50. A plurality of input bond pads 60 and output bond pads 70 are disposed on the upper surface 30 of the semiconductor chip 20. Conductive wires 75, including but not limited to gold or aluminum wires, electrically connect the semiconductor chip 20 to the respective input bond pads 60 or output bond pads 70.
  • [0025]
    In an alternate embodiment best seen in FIGS. 2A and 2B, a chip paddle 80 having a upper surface 90, a side surface 100 and a bottom surface 110 is secured to the bottom surface 50 of the semiconductor chip 20 via an adhesive 120. The chip paddle 80 has corners 130, a circumference 140 and may include a half-etched section 150. The half-etched section 150 is located at a lower edge 160 of the chip paddle 80.
  • [0026]
    Referring now to FIG. 3, a leadframe 170 is shown having a plurality of tie bars 180 and a side surface 190. The tie bars 180 are connected to the corners 130 of the chip paddle 80 and externally extend from the chip paddle 80. The leadframe 170 also includes a plurality of dam bars 220.
  • [0027]
    A plurality of leads 230 are connected to the leadframe 170 and have an upper surface 235, a side surface 240 and a bottom surface 250. In a first embodiment seen in FIGS. 1A and 1B, the leads 230 are radially formed at regular intervals along the semiconductor chip circumference 40 and spaced apart from the circumference 40 of the semiconductor chip 20. The leads 230 extend towards the chip 20 and have a half-etched section 260 facing the chip 20.
  • [0028]
    In an alternate embodiment best seen in FIGS. 2A and 2B, the leads 230 are radially formed at regular intervals along the chip paddle circumference 140 and spaced apart from the circumference 140 of the chip paddle 80. The leads 230 extend towards the chip paddle 80, such that each of the plurality of leads 230 has a half-etched section 260 facing the chip paddle 80.
  • [0029]
    Referring back to FIGS. 1B and 2B, there is shown a ground ring 262 formed in package 10. The ground ring 262 is positioned between the semiconductor chip 20 and the plurality of leads 230, and may be interchangeably used as a power ring should circumstances require. Conductive wires 75 can connect the ground ring 262 to the respective input bond pads 60 or output bond pads 70, depending on the application. As seen in FIG. 1B, the upper surface 264 of the ground ring 262 is planar with the upper surface 30 of the semiconductor chip 20 and the upper surface 235 of the leads 230. However, as seen in FIG. 2B, the upper surface 264 of the ground ring 262 may be planar with the upper surface of the chip paddle 80 to minimize package thickness. Likewise, the upper surface 235 of the leads 230 is planar with the upper surface 30 of the semiconductor chip 20 (FIGS. 1A and 1B) to minimize package thickness. In the alternate embodiments shown in FIGS. 2A and 2B, the upper surface 235 of the leads 230 is planar with the upper surface 90 of the chip paddle 80 to reduce package thickness.
  • [0030]
    Referring generally now to FIGS. 1A and 3, to enclose the semiconductor package 10, encapsulation material 280 at least partially encapsulates the semiconductor chip 20, conductive wires 70, and leads 230. In the alternate embodiment shown in FIGS. 2A and 2B, the encapsulation material 280 encapsulates the chip paddle 80 as well. Likewise, for the embodiments shown in FIGS. 1B and 2B, the encapsulation material 280 encapsulates the ground ring 262.
  • [0031]
    Referring now to FIGS. 1 through 3 in general, dam bars 220 limit the flow of the encapsulation material 280 on the leadframe 170 and provide stability to the leads 230 on the leadframe 170. In the respective embodiment during encapsulation, the chip paddle 80, leads 230, and tie bars 180 may be externally exposed at peripheral side and bottom surfaces. The externally exposed portions of chip paddle 80, leads 230, and tie bars 180 may, but do no necessarily have to be, electroplated with corrosion-minimizing materials such as but not limited to, tin lead, tin, gold, nickel palladium, tin bismuth, or any other similar material known in the art. The respective half-etched sections 150, 260 of the chip paddle 80 and leads 230 are provided to increase the bonding strength of the encapsulation material 280 in the package 10. It is contemplated that the respective half-etched sections 150, 260 may be eliminated without departing from the scope and spirit of this invention.
  • [0032]
    Referring now to FIGS. 4-9 in general, there is shown a cross-section of the semiconductor package 10 of FIG. 1A. It is to be recognized that the method for constructing the semiconductor package 10 of FIG. 1A may be used for constructing the embodiment shown in FIG. 1B without departing from the principles of this invention. The leadframe, although not shown in these figures, having leads 230 and a space 290 large enough to accommodate a semiconductor chip 20, is first placed upon an adhesive tape 300. Next, a semiconductor chip 20 is fixed to the adhesive tape 300 within the space 290 as best seen in FIG. 5. The semiconductor chip 20 and the leads 230 are pressurized downwardly onto the tape 300 at a suitable temperature to make the tape 300 firmly adhere to the semiconductor chip 20 and leads 230.
  • [0033]
    As shown in FIG. 6, the input bond pads 60 and output bond pads 70 of the semiconductor chip 20 are next electrically connected to the leads 230 via conductive wires 75. Upper surface 235 of leads 230 may, but do not necessarily have to be, electroplated with a material that enhances electrical conductivity such as, for example, gold or silver. Typically, the conductive wires 75 are connected via an automated process, but may be connected in any alternate method in the industry.
  • [0034]
    The semiconductor chip 20, conductive wires 75, and leads 230 are then at least partially encapsulated with the encapsulation material 280, which may be an epoxy molding compound or a liquid encapsulation material, thereby forming a package body 10 as seen in FIG. 7. Referring to FIG. 8, the adhesive tape 300 is next removed from the bottom surface 15 of the package 10. The leads 230 are next severed from the leadframe (not shown) by cutting through the dam bars (not shown) or neighboring areas of the package body 10 best seen in FIG. 9 as a singulation step. It is to be noted that this singulation step may occur before the adhesive tape 300 is removed.
  • [0035]
    After formation of the package body 10, a marking process (not shown) may be carried out by the use of ink or lasers. The removal of the adhesive tape 300 allows the semiconductor chip 20 and leads 240 to be exposed to the outside, thereby improving heat radiation. By adhering the adhesive tape 250 to the bottom surfaces 15, 250 of the semiconductor chip 20 and leads 230, respectively, flashes, which are typically formed during the molding process are not generated, thereby eliminating or reducing any further deflashing steps.
  • [0036]
    After the removal of the adhesive tape 300, a predetermined thickness of solder (not shown) may be plated over the bottom surface 250 of the of the leads 230 to allow easy fusion of the package 10 to a motherboard (not shown).
  • [0037]
    Referring now generally to FIGS. 10-14, there are shown cross-sections of the semiconductor package 10 of FIG. 2A during various stages of construction. It is to be recognized that the method for constructing the semiconductor package 10 of FIG. 2A may be used for constructing the embodiment shown in FIG. 2B without departing from the principles of this invention. The leadframe (not shown) having leads 230 and a chip paddle 80 is first placed upon an adhesive tape 300 best seen in FIG. 10. The chip paddle 80 and the leads 230 are pressurized downwardly onto the tape 300 at a suitable temperature to make the tape 300 firmly adhere to the chip paddle 80 and leads 230.
  • [0038]
    As shown in FIG. 11, the semiconductor chip 20 is bonded to the upper surface 90 of the chip paddle 80 via an adhesive 120. The input pads 60 and output pads 70 of the semiconductor chip 20 are next electrically connected to the leads 230 via conductive wires 75. Upper surfaces 235 of leads 230 may, but do not necessarily have to be, electroplated with a material that enhances electrical conductivity such as, for example, gold or silver. Typically, the conductive wires 75 are connected via an automated process, but may also be connected in any alternate method in the industry.
  • [0039]
    The semiconductor chip 20, chip paddle 80, conductive wires 75, and leads 230 are then at least partially encapsulated with the encapsulation material 280, which may be thermoplastics or thermoset resins, with thermoset resins including, for example, silicones, phenolics, and epoxies. The encapsulation material 280 forms a package body 10 as seen in FIG. 12.
  • [0040]
    Referring to FIG. 13, the adhesive tape 300 is next removed from the bottom surface 15 of the package 10. The leads 230 are next severed from the leadframe (not shown) by cutting through the dam bars (not shown) or neighboring areas of the package body 10 best seen in FIG. 14 in a singulation step. It is noted that this singulation step may occur before the adhesive tape 300 is removed.
  • [0041]
    Once the package body 10 is formed, a marking process (not shown) may be carried out by the use of ink or lasers. The removal of the adhesive tape 300 allows the chip paddle 80 and leads 230 to be exposed to the outside, thereby improving heat radiation. By adhering the adhesive tape 300 to the bottom surfaces 110, 250 of the chip paddle 80 and leads 230, respectively, flashes, which are typically formed during the molding process, are not generated, thereby eliminating or reducing any further deflashing steps. Bottom surfaces 110, 250 of the chip paddle 80 and leads 230, may be electroplated with corrosion-minimizing materials such as, but not limited to, tin lead, tin, gold, nickel palladium, tin bismuth, or other similar materials known in the art.
  • [0042]
    After the removal of the tape 300, a predetermined thickness of solder (not shown) may be plated over the bottom surface 250 of the of the leads 230 to allow easy fusion of the package 10 to a motherboard (not shown).
  • [0043]
    In such a semiconductor package as described and shown in FIGS. 1A and 1B, the bottom surface 15 of the semiconductor chip 20 is in the same plane as the bottom surface 250 of the leads 230, so that the semiconductor package 10 is thin by limiting the height level of the conductive wires 75. In addition, the direct exposure of the semiconductor chip 20 provides for higher thermal radiation.
  • [0044]
    The following applications are all being filed on the same date as the present application and all are incorporated by reference as if wholly rewritten entirely herein:
    Attorney First Named
    Docket No. Title of Application Inventor
    45475-00014 Lead Frame for Semiconductor Young Suk
    Package and Mold for Molding the Chung
    Same
    45475-00017 Method for Making a Semiconductor Tae Heon Lee
    Package Having Improved Defect
    Testing and Increased Production Yield
    45475-00018 Near Chip Size Semiconductor Sean Timothy
    Package Crowley
    45475-00022 End Grind Array Semiconductor Jae Hun Ku
    Package
    45475-00026 Leadframe and Semiconductor Package Tae Heon Lee
    with Improved Solder Joint Strength
    45475-00027 Semiconductor Package Having Tae Heon Lee
    Reduced Thickness
    45475-00029 Semiconductor Package Leadframe Young Suk
    Assembly and Method of Manufacture Chung
    45475-00030 Semiconductor Package and Method Young Suk
    Thereof Chung
  • [0045]
    It is thus believed that the operation and construction of the present invention will be apparent from the foregoing description of the preferred exemplary embodiments. It will be obvious to a person of ordinary skill in the art that various changes and modifications may be made herein without departing from the spirit and the scope of the invention.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US2596993 *Jan 13, 1949May 20, 1952United Shoe Machinery CorpMethod and mold for covering of eyelets by plastic injection
US3435815 *Jul 15, 1966Apr 1, 1969Micro Tech Mfg IncWafer dicer
US3734660 *Jun 17, 1971May 22, 1973Tuthill Pump CoApparatus for fabricating a bearing device
US3838984 *Apr 16, 1973Oct 1, 1974Sperry Rand CorpFlexible carrier and interconnect for uncased ic chips
US4054238 *Mar 23, 1976Oct 18, 1977Western Electric Company, Inc.Method, apparatus and lead frame for assembling leads with terminals on a substrate
US4189342 *Jun 22, 1977Feb 19, 1980U.S. Philips CorporationSemiconductor device comprising projecting contact layers
US4258381 *Dec 6, 1978Mar 24, 1981Steag, Kernergie GmbhLead frame for a semiconductor device suitable for mass production
US4289922 *Sep 4, 1979Sep 15, 1981Plessey IncorporatedIntegrated circuit package and lead frame
US4301464 *Jul 5, 1979Nov 17, 1981Hitachi, Ltd.Lead frame and semiconductor device employing the same with improved arrangement of supporting leads for securing the semiconductor supporting member
US4332537 *Jul 17, 1978Jun 1, 1982Dusan SlepcevicEncapsulation mold with removable cavity plates
US4417266 *Aug 14, 1981Nov 22, 1983Amp IncorporatedPower and ground plane structure for chip carrier
US4451224 *Mar 25, 1982May 29, 1984General Electric CompanyMold device for making plastic articles from resin
US4530152 *Apr 1, 1983Jul 23, 1985Compagnie Industrielle Des Telecommunications Cit-AlcatelMethod for encapsulating semiconductor components using temporary substrates
US4541003 *Jun 14, 1982Sep 10, 1985Hitachi, Ltd.Semiconductor device including an alpha-particle shield
US4646710 *May 5, 1983Mar 3, 1987Crystal Systems, Inc.Multi-wafer slicing with a fixed abrasive
US4707724 *Jan 2, 1987Nov 17, 1987Hitachi, Ltd.Semiconductor device and method of manufacturing thereof
US4727633 *Sep 22, 1986Mar 1, 1988Tektronix, Inc.Method of securing metallic members together
US4737839 *Mar 11, 1986Apr 12, 1988Trilogy Computer Development Partners, Ltd.Semiconductor chip mounting system
US4756080 *Jan 27, 1986Jul 12, 1988American Microsystems, Inc.Metal foil semiconductor interconnection method
US4812896 *Nov 13, 1986Mar 14, 1989Olin CorporationMetal electronic package sealed with thermoplastic having a grafted metal deactivator and antioxidant
US4862245 *Feb 19, 1988Aug 29, 1989International Business Machines CorporationPackage semiconductor chip
US4862246 *Feb 24, 1988Aug 29, 1989Hitachi, Ltd.Semiconductor device lead frame with etched through holes
US4907067 *May 11, 1988Mar 6, 1990Texas Instruments IncorporatedThermally efficient power device package
US4920074 *Feb 25, 1988Apr 24, 1990Hitachi, Ltd.Surface mount plastic package semiconductor integrated circuit, manufacturing method thereof, as well as mounting method and mounted structure thereof
US4935803 *Sep 9, 1988Jun 19, 1990Motorola, Inc.Self-centering electrode for power devices
US4942454 *Aug 2, 1988Jul 17, 1990Mitsubishi Denki Kabushiki KaishaResin sealed semiconductor device
US4987475 *Dec 5, 1989Jan 22, 1991Digital Equipment CorporationAlignment of leads for ceramic integrated circuit packages
US5018003 *Aug 21, 1990May 21, 1991Mitsubishi Denki Kabushiki KaishaLead frame and semiconductor device
US5029386 *Sep 17, 1990Jul 9, 1991Hewlett-Packard CompanyHierarchical tape automated bonding method
US5041902 *Dec 14, 1989Aug 20, 1991Motorola, Inc.Molded electronic package with compression structures
US5057900 *Oct 5, 1989Oct 15, 1991Semiconductor Energy Laboratory Co., Ltd.Electronic device and a manufacturing method for the same
US5059379 *Dec 8, 1989Oct 22, 1991Mitsubishi Denki Kabushiki KaishaMethod of resin sealing semiconductor devices
US5065223 *May 31, 1990Nov 12, 1991Fujitsu Vlsi LimitedPackaged semiconductor device
US5070039 *Apr 13, 1989Dec 3, 1991Texas Instruments IncorporatedMethod of making an integrated circuit using a pre-served dam bar to reduce mold flash and to facilitate flash removal
US5087961 *Feb 20, 1990Feb 11, 1992Lsi Logic CorporationSemiconductor device package
US5091341 *May 17, 1990Feb 25, 1992Kabushiki Kaisha ToshibaMethod of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member
US5096852 *Feb 7, 1990Mar 17, 1992Burr-Brown CorporationMethod of making plastic encapsulated multichip hybrid integrated circuits
US5118298 *Apr 4, 1991Jun 2, 1992Advanced Interconnections CorporationThrough hole mounting of integrated circuit adapter leads
US5151039 *Apr 29, 1991Sep 29, 1992Advanced Interconnections CorporationIntegrated circuit adapter having gullwing-shaped leads
US5157475 *Jul 6, 1989Oct 20, 1992Oki Electric Industry Co., Ltd.Semiconductor device having a particular conductive lead structure
US5157480 *Feb 6, 1991Oct 20, 1992Motorola, Inc.Semiconductor device having dual electrical contact sites
US5168368 *May 9, 1991Dec 1, 1992International Business Machines CorporationLead frame-chip package with improved configuration
US5172213 *May 23, 1991Dec 15, 1992At&T Bell LaboratoriesMolded circuit package having heat dissipating post
US5172214 *Apr 10, 1992Dec 15, 1992Motorola, Inc.Leadless semiconductor device and method for making the same
US5175060 *Jun 29, 1990Dec 29, 1992Ibiden Co., Ltd.Leadframe semiconductor-mounting substrate having a roughened adhesive conductor circuit substrate and method of producing the same
US5200362 *Sep 9, 1991Apr 6, 1993Motorola, Inc.Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
US5200809 *Sep 27, 1991Apr 6, 1993Vlsi Technology, Inc.Exposed die-attach heatsink package
US5214845 *May 11, 1992Jun 1, 1993Micron Technology, Inc.Method for producing high speed integrated circuits
US5216278 *Mar 2, 1992Jun 1, 1993Motorola, Inc.Semiconductor device having a pad array carrier package
US5218231 *Aug 24, 1990Jun 8, 1993Kabushiki Kaisha ToshibaMold-type semiconductor device
US5221642 *Aug 15, 1991Jun 22, 1993Staktek CorporationLead-on-chip integrated circuit fabrication method
US5250841 *Jan 21, 1993Oct 5, 1993Motorola, Inc.Semiconductor device with test-only leads
US5252853 *Sep 14, 1992Oct 12, 1993Mitsubishi Denki Kabushiki KaishaPackaged semiconductor device having tab tape and particular power distribution lead structure
US5258094 *Sep 9, 1992Nov 2, 1993Nec CorporationMethod for producing multilayer printed wiring boards
US5266834 *Jul 21, 1992Nov 30, 1993Hitachi Ltd.Semiconductor device and an electronic device with the semiconductor devices mounted thereon
US5273938 *Apr 30, 1992Dec 28, 1993Motorola, Inc.Method for attaching conductive traces to plural, stacked, encapsulated semiconductor die using a removable transfer film
US5277972 *Dec 23, 1991Jan 11, 1994Tomoegawa Paper Co., Ltd.Adhesive tapes
US5278446 *Jul 6, 1992Jan 11, 1994Motorola, Inc.Reduced stress plastic package
US5279029 *May 11, 1993Jan 18, 1994Staktek CorporationUltra high density integrated circuit packages method
US5294897 *Dec 24, 1992Mar 15, 1994Mitsubishi Denki Kabushiki KaishaMicrowave IC package
US5327008 *Mar 22, 1993Jul 5, 1994Motorola Inc.Semiconductor device having universal low-stress die support and method for making the same
US5332864 *Dec 27, 1991Jul 26, 1994Vlsi Technology, Inc.Integrated circuit package having an interposer
US5335771 *Apr 14, 1993Aug 9, 1994R. H. Murphy Company, Inc.Spacer trays for stacking storage trays with integrated circuits
US5336931 *Sep 3, 1993Aug 9, 1994Motorola, Inc.Anchoring method for flow formed integrated circuit covers
US5343076 *Nov 22, 1993Aug 30, 1994Mitsui Petrochemical Industries, Ltd.Semiconductor device with an airtight space formed internally within a hollow package
US5358905 *Apr 2, 1993Oct 25, 1994Texas Instruments IncorporatedSemiconductor device having die pad locking to substantially reduce package cracking
US5365106 *Sep 27, 1993Nov 15, 1994Kabushiki Kaisha ToshibaResin mold semiconductor device
US5381042 *Apr 19, 1994Jan 10, 1995Amkor Electronics, Inc.Packaged integrated circuit including heat slug having an exposed surface
US5391439 *Feb 4, 1994Feb 21, 1995Dai Nippon Printing Co., Ltd.Leadframe adapted to support semiconductor elements
US5406124 *Nov 29, 1993Apr 11, 1995Mitsui Toatsu Chemicals, Inc.Insulating adhesive tape, and lead frame and semiconductor device employing the tape
US5410180 *Jul 26, 1993Apr 25, 1995Shinko Electric Industries Co., Ltd.Metal plane support for multi-layer lead frames and a process for manufacturing such frames
US5414299 *Sep 24, 1993May 9, 1995Vlsi Technology, Inc.Semi-conductor device interconnect package assembly for improved package performance
US5424576 *Oct 12, 1993Jun 13, 1995Motorola, Inc.Semiconductor device having x-shaped die support member and method for making the same
US5428248 *Aug 15, 1994Jun 27, 1995Goldstar Electron Co., Ltd.Resin molded semiconductor package
US5435057 *Feb 14, 1994Jul 25, 1995International Business Machines CorporationInterconnection method and structure for organic circuit boards
US5444301 *Jun 16, 1994Aug 22, 1995Goldstar Electron Co. Ltd.Semiconductor package and method for manufacturing the same
US5452511 *Nov 4, 1993Sep 26, 1995Chang; Alexander H. C.Composite lead frame manufacturing method
US5454905 *Aug 9, 1994Oct 3, 1995National Semiconductor CorporationMethod for manufacturing fine pitch lead frame
US5474958 *May 4, 1993Dec 12, 1995Motorola, Inc.Method for making semiconductor device having no die supporting surface
US5484274 *Nov 10, 1994Jan 16, 1996Neu Dynamics Corp.Encapsulation molding equipment
US5493151 *Jun 7, 1995Feb 20, 1996Kabushiki Kaisha ToshibaSemiconductor device, lead frame and method for manufacturing semiconductor devices
US5508556 *Sep 2, 1994Apr 16, 1996Motorola, Inc.Leaded semiconductor device having accessible power supply pad terminals
US5517056 *Sep 30, 1993May 14, 1996Motorola, Inc.Molded carrier ring leadframe having a particular resin injecting area design for gate removal and semiconductor device employing the same
US5521429 *Nov 23, 1994May 28, 1996Sanyo Electric Co., Ltd.Surface-mount flat package semiconductor device
US5528076 *Feb 1, 1995Jun 18, 1996Motorola, Inc.Leadframe having metal impregnated silicon carbide mounting area
US5534467 *Aug 22, 1994Jul 9, 1996Lsi Logic CorporationSemiconductor packages for high I/O semiconductor dies
US5539251 *Feb 17, 1995Jul 23, 1996Micron Technology, Inc.Tie bar over chip lead frame design
US5543657 *Oct 7, 1994Aug 6, 1996International Business Machines CorporationSingle layer leadframe design with groundplane capability
US5544412 *May 24, 1994Aug 13, 1996Motorola, Inc.Method for coupling a power lead to a bond pad in an electronic module
US5814877 *Mar 4, 1996Sep 29, 1998International Business Machines CorporationSingle layer leadframe design with groundplane capability
US5894108 *Feb 11, 1997Apr 13, 1999National Semiconductor CorporationPlastic package with exposed die
US6001671 *Apr 18, 1996Dec 14, 1999Tessera, Inc.Methods for manufacturing a semiconductor package having a sacrificial layer
US6081029 *Feb 4, 1999Jun 27, 2000Matsushita Electronics CorporationResin encapsulated semiconductor device having a reduced thickness and improved reliability
US6117710 *Nov 18, 1998Sep 12, 2000National Semiconductor CorporationPlastic package with exposed die and method of making same
US6211462 *Nov 4, 1999Apr 3, 2001Texas Instruments IncorporatedLow inductance power package for integrated circuits
US6229200 *Jun 10, 1998May 8, 2001Asat LimitedSaw-singulated leadless plastic chip carrier
US6294100 *Dec 3, 1999Sep 25, 2001Asat LtdExposed die leadless plastic chip carrier
US6573123 *Dec 31, 2001Jun 3, 2003Sai Man LiSemiconductor chip package and manufacturing method thereof
US6589814 *Sep 20, 1999Jul 8, 2003National Semiconductor CorporationLead frame chip scale package
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6853059 *Oct 13, 2000Feb 8, 2005Amkor Technology, Inc.Semiconductor package having improved adhesiveness and ground bonding
US7230320 *Jul 29, 2003Jun 12, 2007Hitachi, Ltd.Electronic circuit device with reduced breaking and cracking
US7554179 *Jun 30, 2009Stats Chippac Ltd.Multi-leadframe semiconductor package and method of manufacture
US7812430 *Oct 12, 2010Powertech Technology Inc.Leadframe and semiconductor package having downset baffle paddles
US8018036Sep 13, 2011Stmicroelectronics Asia Pacific Pte. Ltd.Ultra-thin quad flat no-lead (QFN) package
US8422243 *Dec 13, 2006Apr 16, 2013Stats Chippac Ltd.Integrated circuit package system employing a support structure with a recess
US8642396Aug 2, 2011Feb 4, 2014Stmicroelectronics, Inc.Ultra-thin quad flat no-lead (QFN) package
US20040159919 *Jul 29, 2003Aug 19, 2004Hitachi, Ltd.Electronic circuit device
US20060175689 *Feb 8, 2005Aug 10, 2006Stats Chippac Ltd.Multi-leadframe semiconductor package and method of manufacture
US20070114641 *Nov 20, 2006May 24, 2007Stmicroelectronics Asia Pacific Pte LtdUltra-thin quad flat no-lead (QFN) package
US20080142938 *Dec 13, 2006Jun 19, 2008Stats Chippac Ltd.Integrated circuit package system employing a support structure with a recess
US20090224380 *Mar 4, 2008Sep 10, 2009Powertech Technology Inc.Leadframe and semiconductor package having downset baffle paddles