Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20040104466 A1
Publication typeApplication
Application numberUS 10/720,623
Publication dateJun 3, 2004
Filing dateNov 24, 2003
Priority dateSep 21, 1998
Also published asUS6456502, US6717821, US20030016490
Publication number10720623, 720623, US 2004/0104466 A1, US 2004/104466 A1, US 20040104466 A1, US 20040104466A1, US 2004104466 A1, US 2004104466A1, US-A1-20040104466, US-A1-2004104466, US2004/0104466A1, US2004/104466A1, US20040104466 A1, US20040104466A1, US2004104466 A1, US2004104466A1
InventorsJoseph Miller, Sompong Olarig, Donald Stoddard
Original AssigneeMiller Joseph P., Olarig Sompong P., Stoddard Donald J.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Integrated circuit device/circuit board connection apparatus
US 20040104466 A1
Abstract
In a computer system two integrated circuit devices are operatively mounted on the main system board using a pair of interstitial circuit boards sandwiched between the integrated circuit devices and the system board and having substantially smaller footprints than the system board. Each interstitial board has a series of terminating components, representatively resistors, interposed in its circuitry which interconnects the associated integrated circuit board with system board circuitry that, in turn, operatively couples the two integrated circuit boards. The incorporation of the terminating components in the interstitial boards instead of in the system board reduces the circuit complexity of the system board and the required number of layers therein, thereby reducing the cost of the system board and substantially simplifying its signal trace routing design.
Images(3)
Previous page
Next page
Claims(39)
What is claimed is:
1. An interstitial circuit board, comprising:
a integrated circuit device interface adapted to contact first circuitry of an integrated circuit device;
a circuit board interface adapted to contact second circuitry of a circuit board; and
interstitial circuitry comprising a plurality of traces having termination components between the integrated circuit device interface and the circuit board interface.
2. The interstitial circuit board of claim 1, wherein the termination components are adapted to reduce signal degradation of signals passing through the plurality of traces.
3. The interstitial circuit board of claim 1, wherein the termination components comprise a resistor.
4. The interstitial circuit board of claim 1, wherein the termination components comprise a capacitor.
5. The interstitial circuit board of claim 1, wherein the termination components comprise an inductor.
6. The interstitial circuit board of claim 1, wherein the termination components comprise a diode.
7. The interstitial circuit board of claim 1, wherein the interstitial circuitry comprises multiple layers.
8. The interstitial circuit board of claim 7, wherein at least some of the terminating components are disposed in different layers of the multiple layers.
9. The interstitial circuit board of claim 7, wherein the multiple layers comprise power and ground planes.
10. A circuit board, comprising:
a substrate comprising circuitry traces extending to an interstitial circuit board interface adapted to receive an interstitial circuit board having a plurality of termination components and traces for connection with an integrated circuit device, wherein the circuitry traces comprise a desired configuration at least partially free of termination components.
11. The circuit board of claim 10, comprising the interstitial circuit board mounted to the interstitial circuit board interface.
12. The circuit board of claim 11, wherein the interstitial circuit board has a relatively smaller footprint than the circuit board.
13. The circuit board of claim 10, wherein the termination components are adapted to reduce signal degradation.
14. The circuit board of claim 10, wherein the termination components comprise a resistor.
15. A system for connecting an integrated circuit device, comprising:
a circuit board, comprising:
a first set of traces at least partially free of termination components; and
a first interface coupled to the first set of traces; and
an interstitial circuit board, comprising:
a second interface coupled to the first interface;
a second set of traces coupled to the second interface and having a plurality of termination components; and
a third interface coupled to the second set of traces, wherein the third interface is adapted to couple with the integrated circuit device.
16. The system of claim 15, comprising the integrated circuit device, which comprises a processor.
17. The system of claim 15, comprising the integrated circuit device, which comprises a memory controller.
18. The system of claim 15, comprising the integrated circuit device, which comprises an input/output controller.
19. The system of claim 15, comprising the integrated circuit device, which comprises an application specific integrated circuit.
20. The system of claim 15, wherein the system comprises a computer system.
21. The system of claim 15, wherein the circuit board comprises a computer motherboard.
22. The system of claim 15, wherein the plurality of termination components are disposed in multiple levels of the interstitial circuit board.
23. The system of claim 22, wherein the multiple levels comprise power and ground planes.
24. The system of claim 15, wherein the interstitial circuit board has a substantially smaller footprint than the circuit board.
25. The system of claim 15, wherein the plurality of termination components comprise a resistor.
26. A system, comprising:
a first circuit board comprising first traces leading to a first electrical interface;
a second circuit board comprising a second electrical interface mounted to the first electrical interface and second traces extending from the second electoral interface to a third electrical interface for an integrated circuit device wherein the second traces comprise means for reducing signal degradation.
27. A method of manufacturing a circuit-based device, comprising:
providing an interstitial circuit board having an integrated circuit device interface, a circuit board interface, and interstitial circuitry comprising a plurality of traces having termination components between the integrated circuit device interface and the circuit board interface.
28. The method of claim 27, wherein providing the interstitial circuit board comprises placing the termination components on multiple layers.
29. The method of claim 27, wherein providing the interstitial circuit board comprises forming multiple circuitry layers comprising a least one power plane and at least one ground plane.
30. The method of claim 27, comprising providing a circuit board having an interface mateable with the circuit board interface.
31. A method of manufacturing a circuit-based device, comprising:
mounting to a circuit board an interstitial circuit board comprising a plurality of traces having termination components adapted to reduce signal degradation; and
mounting an integrated circuit device to the interstitial circuit board.
32. The method of claim 31, wherein mounting to the circuit board comprises coupling the interstitial circuit board to a computer motherboard.
33. The method of claim 31, wherein mounting the integrated circuit device comprises coupling a processor to the interstitial circuit board.
34. A system for connecting a device to a circuit board, comprising:
an integrated circuit device having a first interface; and
an interstitial circuit board, comprising:
a second interface coupled to the first interface;
a set of traces coupled to the second interface and having a plurality of termination components; and
a third interface coupled to the set of traces, wherein the third interface is adapted to couple with the circuit board.
35. The system of claim 34, comprising the circuit board, which comprises a plurality of traces at least partially free of termination components.
36. The system of claim 34, wherein the integrated circuit device comprises a processor.
37. The system of claim 34, wherein the plurality of termination components are disposed in multiple layers of the interstitial circuit board.
38. The system of claim 37, wherein the multiple layers comprise power and ground planes.
39. The system of claim 34, wherein the plurality of termination components are selected from a group consisting of a resistor, a capacitor, an inductor, and a diode.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention generally relates to electronic apparatus and, in a preferred embodiment thereof, more particularly relates to the mounting of integrated circuit devices on a circuit board such as the main system board of a computer.
  • [0003]
    2. Description of Related Art
  • [0004]
    In a computer system a variety of integrated circuit devices are typically mounted on the main system circuit board or “motherboard” of the computer. Integrated circuit devices include, among other types, ASIC's (application specific integrated circuits), processors, memory controllers, and I/O controllers. Using conventional design and assembly techniques, an integrated circuit device is typically mounted directly to a side of the system board using, for example, pins on the integrated circuit device that are received in conductively lined vias disposed in the system board and connected to electrically conductive signal traces branching out from the vias. The pins thus electrically couple the circuitry within the mounted integrated circuit device to these signal traces which, in turn, are extended to other system board components such as other integrated circuit devices. Various alternate connection structures, such as ball grid array and pad systems and separate pin-and-socket connector structures have been alternatively utilized to mount integrated circuit devices on computer system boards or other types of circuit boards in other types of electronic apparatus.
  • [0005]
    In order to reduce undesirable degradation in the integrated circuit device signals being routed through the system board traces coupled to the integrated circuit device, termination components are interposed within the system board signal traces. Such termination components are commonly resistors, but may include other components such as, for example, capacitors, inductors, diodes, or various combinations of these types of termination components.
  • [0006]
    Modern high signal speed integrated circuit devices are being fabricated in increasingly smaller sizes, while at the same time being provided with increasing numbers of connector pins or other connection interface structures. For example, many modern high speed integrated circuit devices have 1000 or more connector pins or pads, thus requiring a corresponding number of system board signal traces. Because of this increased pin density within a reduced spatial footprint, coupled with the increased signal speed of the integrated circuit device, the system board signal traces must often be quite close together, with each trace requiring a termination component therein, the traces must often have equal lengths, and the trace lengths between the terminating components and their associated integrated circuit device connector pins must often be equal.
  • [0007]
    Taken together, these requirements for modern high speed/high pin count integrated circuit devices make the design of the system board quite difficult from a signal trace positioning and routing standpoint. AS a practical matter, when these high speed/high pin count integrated circuit devices are to be mounted on a system board it is necessary to route a considerable number of the integrated circuit device signal traces through the interior of the system board to solve the unavoidable trace congestion problem adjacent the mounted integrated circuit device.
  • [0008]
    This necessitates a considerable thickening of the entire system board to solve a trace congestion problem which is localized at the integrated circuit board area of the system board—the thickening of the rest of the system board typically creating a substantial additional system board cost with no appreciable operational benefit.
  • [0009]
    It can thus be seen that there is a need for improved apparatus for mounting an integrated circuit board device to a computer main system board, or other type of circuit board, which addresses the above-mentioned circuit board signal trace routing problems. It is to this need that the present invention is directed.
  • SUMMARY OF THE INVENTION
  • [0010]
    In carrying out principles of the present invention, in accordance with a preferred embodiment thereof, electronic apparatus is provided that comprises a first circuit board, representatively a computer motherboard, having first electrical circuitry; an integrated circuit device having second electrical circuitry; and a second circuit board representatively sandwiched between the first circuit board and the integrated circuit device and having third electrical circuitry.
  • [0011]
    According to a key aspect of the invention, the third electrical circuitry has a series of termination components interposed therein and operatively couples the first and second electrical circuitry. The termination components function to reduce degradation in integrated circuit device signals and representatively include resistors, but could include other types of components such as, for example, capacitors, inductors or diodes.
  • [0012]
    Because the termination components are carried by the second circuit board instead of being interposed in the electrical circuitry of the first circuit board, the first circuit board does not have to be thickened over its entire area merely to accommodate termination devices in the vicinity of the integrated circuit device thereon, and the integrated circuit device circuit routing on the first circuit board is substantially simplified. Representatively, the second circuit board has a footprint area substantially smaller than that of the first circuit board, and the terminating components are embedded within the second circuit board. Alternatively, at least some of the termination components may be surface-mounted on the second circuit board.
  • [0013]
    Illustratively, the integrated circuit device and the interstitial second circuit board are coupled by interconnected first conductive ball and pad arrays on facing side surfaces thereof, and the first and second circuit boards are coupled by interconnected second conductive ball and pad arrays on facing side surfaces thereof. Alternatively, however, the operative coupling of these three components could be effected using other types of cooperating connection structures such as, for example, connector pins and associated conductively lined through-holes. The interstitial second circuit board illustratively has a plurality of body layers which may include power and ground planes.
  • [0014]
    This unique integrated circuit device-to-circuit board connection technique illustratively utilizing an interstitial circuit board is representatively incorporated in a CPU unit portion of computer system, with the first circuit board being the CPU unit motherboard and the CPU unit further including a microprocessor and a data storage device operative to store data retrievable by the microprocessor. However, principles of the present invention may also be used to advantage in conjunction with a wide variety of other types of circuit boards in other types of electronic, apparatus.
  • [0015]
    Instead of being sandwiched between the first circuit board and the integrated circuit device, the second circuit board could be mounted on the same side of the first circuit board as the integrated circuit board but spaced apart therefrom, or mounted on the opposite side of the first circuit board.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0016]
    [0016]FIG. 1 is a schematic diagram of a representative computer system incorporating therein integrated circuit devices operatively mounted on a main system board using interstitial terminating component boards embodying principles of the present invention;
  • [0017]
    [0017]FIG. 2 is an enlarged scale top plan detail view of the main system board portion within the dashed line area “2” in FIG. 1;
  • [0018]
    [0018]FIG. 3 is a schematic, partially elevational cross-sectional view through the main system board portion taken along line 3-3 of FIG. 2 and illustrating the interstitial board connection of the integrated circuit devices to the main system board; and
  • [0019]
    [0019]FIG. 4 is a top plan view of a portion of one of the FIG. 2 integrated circuit devices connected to the underlying main system board with an alternate embodiment of one of the interstitial boards.
  • DETAILED DESCRIPTION
  • [0020]
    Schematically depicted in FIG. 1 is a representative computer system 10 embodying principles of the present invention and including a CPU unit 12 operatively connected as shown to a monitor 14, a keyboard 16 and a pointing device, representatively a mouse 18. Disposed within the CPU unit 12 is a multi-layered main system circuit board or motherboard 20, a microprocessor 22 mounted on the top side 20 a of the system board 20, and a data storage device, representatively a hard disk drive 24, operative to store data retrievable by the microprocessor 22.
  • [0021]
    First and second integrated circuit devices 26 and 28 (see FIGS. 1 and 2) are also illustratively mounted on the top side 20 a of the system board 20, in a unique manner embodying principles of the present invention, using specially designed interstitial circuit boards 30 and 32 respectively sandwiched between the integrated circuit devices 26,28 and the top side 20 a of the system board 20. The interstitial circuit boards 30 and 32, and thus the integrated circuit devices 26 and 28, are operatively coupled by a series of electrical conductive signal traces 34 carried by the system board 20. For purposes of discussion, it will be assumed that some of the traces 34 are run along the top side 20 a of the system board 20, with the balance of the traces 34 being internally embedded in the system board between its various layers L1-LN (see FIG. 3). Each of the integrated circuit devices 26 and 28 could be a variety of types of electronic components including, but not limited to, a processor, an ASIC (application specific integrated circuit), a memory controller or an I/O controller.
  • [0022]
    Turning now to FIG. 3, it can be seen that each of the interstitial circuit boards 30 and 32 has a plurality of layers L1-LN. On the top side of each interstitial circuit board 30,32 is a spaced array of metal connection pads 36, and on the bottom side of each interstitial circuit board 30,32 is a spaced ball grid array (BGA) of solder balls 38. The bottom sides of the integrated circuit devices 26 and 28 have ball grid arrays of solder balls 40 which are fused to the underlying metal connection pads 36, and the solder balls 38 on the bottom sides of the interstitial circuit boards 30 and 32 are fused to underlying series of metal connection pads 42 disposed on the top side 20 a of the system board 20. AS schematically illustrated in FIG. 3, the opposite ends of each of the system board signal traces 34 are coupled to connection pads 42 underlying the spaced apart interstitial boards 30,32.
  • [0023]
    The circuitry within each of the interstitial boards 30,32 includes a series of electrically conductive traces 44 each interconnecting one of the interstitial board's top side pads 36 with one of its bottom side solder balls 38. Thus, electrical signals sent, for example, from the circuitry in the integrated circuit device 26 to the circuitry in the integrated circuit device 28 are sequentially transmitted through (1) the internal traces 44 in the interstitial board 30, (2) the system board traces 34, and (3) internal traces 44 in the interstitial board 32. Signals sent from the integrated circuit device 28 to the integrated circuit device 26, of course, follow a reversed path through the traces 44 and 34.
  • [0024]
    According to a key aspect of the present invention, terminating components 46, which function to reduce degradation of the integrated circuit device signals, are embedded within the interstitial circuit boards 30,32 and interposed in their internal traces 44 as schematically indicated in FIG. 3. These embedded terminating components 46 are representatively resistors, but could also include other types or combinations of components such as, for example, capacitors, inductors or diodes. As previously mentioned, each of the interstitial circuit boards 30 and 32 has a plurality of layers L1-LN. Some of these layers may be power and ground planes to provide low dynamic impedance return paths for termination circuits.
  • [0025]
    Because the terminating components 46 are disposed within the interstitial boards 30 and 32, instead of being placed on or in the main system board 20 as is conventionally done, the integrated circuit device signal trace routing on the system board is greatly simplified, and the system board 20 does not have to be substantially thickened over its entire area merely to accommodate the terminating components 46 in the region of the integrated circuit devices 26 and 28. By placing the terminating components 46 in the interstitial boards 30 and 32, the combined horizontal footprints of which are substantially smaller than that of the main system board 20, the overall cost of the system board 20 is materially reduced.
  • [0026]
    [0026]FIG. 4 illustrates, in top plan view, the use of an alternately configured interstitial circuit board 30 a in which the length and width of the board 30 a are substantially increased to permit some or all of its associated termination components 46 to be mounted on a top side surface area thereof that horizontally extends outwardly around the periphery of the overlying integrated circuit device 26. These surface-mounted terminating devices 46, like their embedded counterparts (if any) are operatively interposed within the device's circuitry traces 44 as schematically depicted in FIG. 3.
  • [0027]
    In assembling the various components on the system board 20, the integrated circuit devices 26 and 28 and their associated interstitial boards 30 and 32 may first be conveniently formed as modules or subassemblies 26,30 and 28,32 which are subsequently attached to the system board 20 as schematically illustrated in FIG. 3.
  • [0028]
    While the interstitial circuit boards 30 and 32 have been representatively illustrated and described herein as being used to mount the integrated circuit devices 26 and 28 on the main system board 20 of a computer system 10, it will be readily appreciated by those of ordinary skill in this particular art that principles of the present invention may also be utilized to advantage to operatively mount one or more integrated circuit devices on other types of circuit boards in other types of electronic apparatus, and is not limited to computer system motherboard applications.
  • [0029]
    AS schematically depicted in FIG. 3, the connection structures used to interconnect the integrated circuit devices 26,28 to their associated interstitial boards 30 and 32, and to interconnect the interstitial boards 30 and 32 to the underlying system board 20 are representatively cooperating ball grid/conductive pad arrays. However, if desired, a variety of other types of interconnection structures, such as conductive pins and associated conductively lined sockets, could be alternatively utilized if desired.
  • [0030]
    While the terminating component-carrying circuit boards 30 and 32 have been representatively illustrated and described herein as being respectively sandwiched between the integrated circuit devices 26,28 and the top side 20 a of the system board 20, it will be appreciated by those of skill in this particular art that the circuit boards 30 and 32 could, for example, be alternatively placed on the top side of the system board 20 in horizontally offset relationships with the integrated circuit devices 26 and 28, or positioned on the bottom side of the system board, if desired.
  • [0031]
    The foregoing detailed description is to be clearly understood as being given by way of illustration and example only, the spirit and scope of the present invention being limited solely by the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4800459 *Nov 12, 1987Jan 24, 1989Murata Manufacturing Co., Ltd.Circuit substrate having ceramic multilayer structure containing chip-like electronic components
US4803595 *Nov 25, 1987Feb 7, 1989International Business Machines CorporationInterposer chip technique for making engineering changes between interconnected semiconductor chips
US4870746 *Nov 7, 1988Oct 3, 1989Litton Systems, Inc.Method of making a multilayer printed circuit board having screened-on resistors
US5028986 *Dec 23, 1988Jul 2, 1991Hitachi, Ltd.Semiconductor device and semiconductor module with a plurality of stacked semiconductor devices
US5036431 *Aug 11, 1989Jul 30, 1991Ibiden Co., Ltd.Package for surface mounted components
US5177594 *Dec 13, 1991Jan 5, 1993International Business Machines CorporationSemiconductor chip interposer module with engineering change wiring and distributed decoupling capacitance
US5239448 *Oct 28, 1991Aug 24, 1993International Business Machines CorporationFormulation of multichip modules
US5243497 *Sep 29, 1992Sep 7, 1993Texas InstrumentsChip on board assembly
US5281151 *Jun 23, 1992Jan 25, 1994Hitachi, Ltd.Semiconductor chip carrier, module having same chip carrier mounted therein, and electronic device incorporating same module
US5294754 *Dec 24, 1992Mar 15, 1994Iternational Business Machines CorporationDirect write EC single metal layer
US5375035 *Mar 22, 1993Dec 20, 1994Compaq Computer CorporationCapacitor mounting structure for printed circuit boards
US5440699 *Jul 29, 1994Aug 8, 1995Compaq Computer CorporationSystem by which a remote computer receives screen images from and transmits commands to a host computer
US5459642 *Jun 3, 1994Oct 17, 1995Compaq Computer Corp.Capacitor mounting structure for printed circuit boards
US5477933 *Oct 24, 1994Dec 26, 1995At&T Corp.Electronic device interconnection techniques
US5481436 *Oct 18, 1994Jan 2, 1996Interconnect Systems, Inc.Multi-level assemblies and methods for interconnecting integrated circuits
US5544017 *Jul 19, 1994Aug 6, 1996Fujitsu LimitedMultichip module substrate
US5574630 *May 11, 1995Nov 12, 1996International Business Machines CorporationLaminated electronic package including a power/ground assembly
US5610801 *Nov 15, 1995Mar 11, 1997Intel CorporationMotherboard assembly which has a single socket that can accept a single integrated circuit package or multiple integrated circuit packages
US5635767 *Jun 2, 1995Jun 3, 1997Motorola, Inc.Semiconductor device having built-in high frequency bypass capacitor
US5701233 *Jan 23, 1995Dec 23, 1997Irvine Sensors CorporationStackable modules and multimodular assemblies
US5710693 *May 12, 1995Jan 20, 1998Seiko Epson CorporationElectronic device having a flat, card-like casing enclosing components for a complete computer system including a sub-printed wiring board attached to an inner surface of the casing and electrically connected to a printed wiring board by a flexible member
US5754405 *Nov 20, 1995May 19, 1998Mitsubishi Semiconductor America, Inc.Stacked dual in-line package assembly
US5783870 *Nov 14, 1995Jul 21, 1998National Semiconductor CorporationMethod for connecting packages of a stacked ball grid array structure
US5838551 *Aug 1, 1996Nov 17, 1998Northern Telecom LimitedElectronic package carrying an electronic component and assembly of mother board and electronic package
US5857086 *May 13, 1997Jan 5, 1999Compaq Computer Corp.Apparatus method and system for peripheral component interconnect bus using accelerated graphics port logic circuits
US5859989 *May 13, 1997Jan 12, 1999Compaq Computer Corp.Apparatus method and system for 64 bit peripheral component interconnect bus using accelerated graphics port logic circuits
US5878237 *Jul 11, 1997Mar 2, 1999Compaq Computer Corp.Apparatus, method and system for a comuter CPU and memory to PCI bridge having a pluarlity of physical PCI buses
US5889970 *May 9, 1997Mar 30, 1999Compaq Computer Corp.Dual purpose apparatus, method and system for accelerated graphics port and peripheral component interconnect
US5892964 *Jun 30, 1997Apr 6, 1999Compaq Computer Corp.Computer bridge interfaces for accelerated graphics port and peripheral component interconnect devices
US5907903 *Jan 8, 1998Jun 1, 1999International Business Machines CorporationMulti-layer-multi-chip pyramid and circuit board structure and method of forming same
US5923860 *Jun 25, 1997Jul 13, 1999Compaq Computer Corp.Apparatus, method and system for remote peripheral component interconnect bus using accelerated graphics port logic circuits
US5937173 *Jun 12, 1997Aug 10, 1999Compaq Computer Corp.Dual purpose computer bridge interface for accelerated graphics port or registered peripheral component interconnect devices
US5944809 *Aug 20, 1996Aug 31, 1999Compaq Computer CorporationMethod and apparatus for distributing interrupts in a symmetric multiprocessor system
US5974250 *Dec 13, 1996Oct 26, 1999Compaq Computer Corp.System and method for secure information transmission over a network
US6018810 *Dec 12, 1997Jan 25, 2000Compaq Computer CorporationFault-tolerant interconnection means in a computer system
US6021466 *Mar 14, 1996Feb 1, 2000Compaq Computer CorporationTransferring data between caches in a multiple processor environment
US6026221 *Feb 18, 1998Feb 15, 2000International Business Machines CorporationPrototyping multichip module
US6061794 *Sep 30, 1997May 9, 2000Compaq Computer Corp.System and method for performing secure device communications in a peer-to-peer bus architecture
US6070253 *Dec 31, 1996May 30, 2000Compaq Computer CorporationComputer diagnostic board that provides system monitoring and permits remote terminal access
US6094056 *Mar 5, 1998Jul 25, 2000International Business Machines CorporationMulti-chip module with accessible test pads and test fixture
US6098132 *Sep 30, 1997Aug 1, 2000Compaq Computer CorporationInstallation and removal of components of a computer
US6134638 *Aug 13, 1997Oct 17, 2000Compaq Computer CorporationMemory controller supporting DRAM circuits with different operating speeds
US6167476 *Sep 24, 1998Dec 26, 2000Compaq Computer CorporationApparatus, method and system for accelerated graphics port bus bridges
US6175889 *Oct 21, 1998Jan 16, 2001Compaq Computer CorporationApparatus, method and system for a computer CPU and memory to high speed peripheral interconnect bridge having a plurality of physical buses with a single logical bus number
US6201701 *Mar 11, 1998Mar 13, 2001Kimball International, Inc.Integrated substrate with enhanced thermal characteristics
US6223239 *Aug 12, 1998Apr 24, 2001Compaq Computer CorporationDual purpose apparatus, method and system for accelerated graphics port or system area network interface
US6230223 *Jun 1, 1998May 8, 2001Compaq Computer CorporationDual purpose apparatus method and system for accelerated graphics or second memory interface
US6230225 *Dec 1, 1998May 8, 2001Compaq Computer Corp.Method and apparatus for multicasting on a bus
US6246666 *Apr 9, 1998Jun 12, 2001Compaq Computer CorporationMethod and apparatus for controlling an input/output subsystem in a failed network server
US6252177 *Feb 18, 1998Jun 26, 2001Compaq Computer CorporationLow inductance capacitor mounting structure for capacitors of a printed circuit board
US6260127 *Jul 13, 1998Jul 10, 2001Compaq Computer CorporationMethod and apparatus for supporting heterogeneous memory in computer systems
US6360333 *Nov 19, 1998Mar 19, 2002Compaq Computer CorporationMethod and apparatus for determining a processor failure in a multiprocessor computer
US6363449 *Mar 29, 1999Mar 26, 2002Compaq Information Technologies Group, L.P.Method and apparatus for providing interchassis communication and management
US6370657 *Nov 19, 1998Apr 9, 2002Compaq Computer CorporationHot processor swap in a multiprocessor personal computer system
US6449677 *Mar 11, 1999Sep 10, 2002Compaq Information Technologies Group, L.P.Method and apparatus for multiplexing and demultiplexing addresses of registered peripheral interconnect apparatus
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6812564 *Sep 5, 2000Nov 2, 2004Hewlett-Packard Development Company, L.P.Monolithic common carrier
US7163844 *Oct 24, 2003Jan 16, 2007Hewlett-Packard Development Company, L.P.Monolithic common carrier
US20040080576 *Oct 24, 2003Apr 29, 2004Pan Alfred I-TsungMonolithic common carrier
US20050263873 *May 31, 2005Dec 1, 2005Nec Compound Semiconductor Device, Ltd.Interposer substrate, semiconductor package and semiconductor device, and their producing methods
EP1776002A1 *Jul 27, 2005Apr 18, 2007Murata Manufacturing Co., Ltd.Hybrid electronic component and method for manufacturing the same
Classifications
U.S. Classification257/691, 257/692, 257/698, 257/723, 438/109
International ClassificationH05K1/02, H05K1/14, H05K1/18
Cooperative ClassificationH05K1/023, H05K2201/10734, H05K1/141, H05K2201/049, H05K2201/10022, H05K1/0246, H05K1/185
European ClassificationH05K1/02C4R, H05K1/02C2E
Legal Events
DateCodeEventDescription
Jan 26, 2006ASAssignment
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS
Free format text: CHANGE OF NAME;ASSIGNOR:COMPAQ INFORMATION TECHNOLOGIES GROUP, L.P.;REEL/FRAME:017072/0423
Effective date: 20021001