US20040228068A1 - Capacitor and memory structure and method - Google Patents

Capacitor and memory structure and method Download PDF

Info

Publication number
US20040228068A1
US20040228068A1 US10/785,505 US78550504A US2004228068A1 US 20040228068 A1 US20040228068 A1 US 20040228068A1 US 78550504 A US78550504 A US 78550504A US 2004228068 A1 US2004228068 A1 US 2004228068A1
Authority
US
United States
Prior art keywords
capacitor
dielectric
polysilicon
silicon
grains
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/785,505
Inventor
Aditi Banerjee
Rick Wise
Darius Crenshaw
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/785,505 priority Critical patent/US20040228068A1/en
Publication of US20040228068A1 publication Critical patent/US20040228068A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/84Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/318DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/964Roughened surface

Definitions

  • the invention relates to electronic semiconductor devices, and, more particularly, to capacitor structures and fabrication methods for such structures.
  • DRAMs circut dynamic random access memories
  • U.S. Pat. No. 5,554,557 discloses a DRAM cell with a fence-shaped capacitor having a rugged polysilicon lower electrode to increase the capacitor area.
  • the patent discloses deposition of rugged polysilicon by silane decomposition at 560° C.
  • the present invention provides an HSG silicon (rugged polysilicon) layer of thickness less than 40 nm but with surface area increase of least 2 by high nucleation density deposition plus gas phase grain shape enhancement and doping in a single furnace operation.
  • Preferred embodiment rugged polysilicon forms a (dynamic memory cell) capacitor electrode which is surface area enhanced and the capacitor dielectric is deposited without electrode exposure to oxygen sources.
  • FIGS. 1 a - b are cross sectional and elevatin views of a preferred embodiment memory cell.
  • FIGS. 2 a - f illustrate in cross sectional elevation views steps of a first preferred embodiment method.
  • FIGS. 3 a - c illustrate nucleation and grains.
  • FIG. 4 shows nucleation densities.
  • FIGS. 5 a - b illustrate grain bulging.
  • FIG. 6 shows area enhancement
  • the preferred embodiments enhance capacitor electrode (plate) area while maintaining limited electrode thickness by using a high density of small grains of hemispherical grain (HSG) silicon (ruggent poly).
  • HSG hemispherical grain
  • the preferred embodiment methods first form HSG silicon under conditions to grow small grains but with high areal density, next, gas phase enhance the grains plus dope the HSG silicon; and then immediately form initial capacitor dielectric without exposure to oxygen sources.
  • the use of small grain HSG silicon limits the effective thickness of the capacitor electrodes which allows smaller spacing between adjacent and multiple capacitor electrodes.
  • the gas phase doping permits preliminary grain shape enhancement but makes the surface more susceptible to unwanted oxidation, thus the immediate initial dielectric formation yields a more uniform capacitor dielectric layer.
  • FIGS. 1 a - b illustrate in cross-sectional and plan views a preferred embodiment DRAM cell 100 with HSG silicon 102 on polysilicon vertical cylinder 104 (which has the shape of an elongated crown) plus polysilicon base 105 forming the lower electrode of the cell capacitor.
  • Dielectric 106 conforms to the surface of HSG silicon 102 and the portions of polysilicon 104 - 105 between the HSG silicon grains.
  • Polysilicon 108 forms the top (common) capacitor electrode, although other materials such as TiN could be used.
  • the pass transistor (gate 110 with source 112 and drain 114 ) connects bitline 120 to the lower capacitor electrode through polysilicon stem 122 ; bitline 122 runs parallel to the plane of FIG.
  • FIG. 1 a and only an offset making contact to drain 114 is shown in FIG. 1 a .
  • the separation between cell 100 and adjacent cell 100 ′ is determined by the minimal spacing between HSG 102 and HSG 102 ′, and this is the minimal thickness of top electrode 108 .
  • crown polysilicon 104 may be 85 nm thick
  • HSG silicon 102 grains may be bulged and about 30-40 nm high
  • oxidized silicon nitride (NO) dielectric 106 may be 6 nm thick
  • the minimal thickness of top electrode 108 between adjacent cells is about 100 nm.
  • the minimal thickness of top electrode 108 must decrease to 20 nm and it becomes unreliable.
  • FIGS. 2 a - f illustrate the steps of fabrication of a DRAM in cross sectional elevation view at memory cell 100 portion of the substrate as follows.
  • (b) Perform lightly doped drain implants, and then form sidewall dielectric on the gates by deposition plus anisotropic etching. Introduce dopants to form sources 112 and drains 114 including peripheral source/drains to complete the transistor level. Cover the structure with a planarized dielectric layer (such as BPSG); see FIG. 2 b.
  • a planarized dielectric layer such as BPSG
  • an etchstop sublayer e.g., sublayers of oxide and nitride
  • (d) Deposit an in situ doped polysilicon layer which will eventually be part of the horizontal base for the vertical polysiicon crown of cell 100 ; then photolithographically define holes in the polysilicon over the stems 122 . Additionally, polysilicon sidewalls (blanket deposition plus anisotropic etch) may be applied to the holes in order to provide rounded comers and smaller diameters. Then use the polysilicon as an etch mask to etch the planarized bitline dielectric down to the stems 122 ; see FIG. 2 d.
  • (f) Conformally deposit in situ doped (with phosphine) polysilicon, this makes contact to the exposed ends of polysilicon bases 105 .
  • strip the dielectric to leave the free standing crowns with horizontal bases supported on stems; this strip can stop on the etchstop sublayer.
  • FIG. 2 f shows the situation with the etchstop at the surface of the bitline dielectric; with a buried etchstop layer the the bottom of the crown bases can also be exposed and thereby increase the electrode area.
  • HSG silicon growth on (poly)silicon appears to occur in two stages: first nucleation and then a nuclei growth with coalescence into grains.
  • nucleate HSG silicon on the polysilicon crown and base by silane decomposition at 571° C. with a silane flow of 450 sccm through a deposition chamber containing silicon wafers to form a layer of nuclei about 12 nm thick with a nucleation density of about 1.76 ⁇ 10 11 /cm 2 in 1 minute; see FIG. 3 a which is a TEM view showing the nuclei.
  • FIG. 4 illustrates nucleation density for a variety of process chamber conditions and layer thicknesses.
  • a silane flow of about 230 sccm at 571° C. in 2 minutes yields a layer of nuclei about 17 nm thick and with a nucleation density of about 4.9 ⁇ 10 /cm 2 .
  • FIG. 3 b shows the grains, this has the same scale as FIG. 3 a .
  • this layer of grains continued to grow to a thickness such as 75 nm, then this density would yield a layer with the grains coalescing towards a solid layer of polysilicon, and this implies decreasing area enhancement.
  • the theoretical area increase by close packed hemispheres is independent of the hemiphere height; thus small close packed hemispheres provide the same area increase but form a thinner layer.
  • the foregoing lower nucleation density example has fewer larger grains at the same 30 nm thickness as illustrated in FIG. 3 c , which has the same scale as FIGS. 3 a - b.
  • deposition of the silicon nitride dielectric by silane plus ammonia surface reaction has an incubation time for nucleation on oxide but minimal incubation for nucleation on silicon; thus the deposited nitride will be thinner on the surface oxidized silicon than on clean silicon.
  • This thinner nitride e.g., 2-2.5 nm instead of 4.5 nm may be too thin to prevent oxidation of the underlying grains during the oxidation of the nitride.
  • the wafer could be transferred from the phosphine doping chamber under vacuum to a silicon nitride deposition chamber. Then oxidize the nitride in steam at 850° C. to form about 2 nm of oxide plus plug pinholes in the nitride; this completes the dielectric.
  • FIG. 6 shows the area enhancement factor (ratio of total rugged surface area to orignial planar area) after the grain shape enhancement during gas phase doping with the area enchancement factor measured by electrical measurement on a capacitor using the rugged polysilicon as the lower electrode.
  • the HSG growth conditions for the capacitor of FIG. 6 were the same as the foregoing low nucleation density example illustrated in FIG. 3 c .
  • FIG. 3 c shows the lateral extension of the grains resulting from coalescence.
  • the preferred embodiment high nucleation density should have a larger area enchancement factor for the smaller thickness layers (e.g., for the 30 nm thick) from the greater amount of grain sidewall area due to the lower coalescence; compare the laterally compact grains in FIG. 3 b with the grains of FIG. 3 c . Possibly, the faster nucleation and grain growth from the higher silane flow may lessen the coalescence and yield more compact grains and consequent greater area enchancement factors.
  • the preferred embodiments can be modified in various ways while retaining the features of high area enhancement factors with thin (e.g., 30 nm thick) rugged polysilicon which has grain enhancement during gas phase doping and oxygen-free immediate dielectric formation.
  • the process conditions can be varied, the silicon nitride dielectric deposition could be replaced with a rapid thermal nitridation (NH 3 at 1000 C) to form a thin nitride barrier followed by an oxide based dielectric (such as Ta 2 O 5 ) deposition.
  • a rapid thermal nitridation NH 3 at 1000 C
  • an oxide based dielectric such as Ta 2 O 5
  • the rugged polysilicon electrode capacitor could be the coupling capacitor in a EEPROM between the floating and control gates or a capacitor for general linear circuits or other coupling.

Abstract

A rugged polysilicon electrode for a capacitor has high surface area enhancement with a thin layer by high nucleation density plus gas phase doping which also enhances grain shape and oxygen-free dielectric formation.

Description

    BACKGROUND OF THE INVENTION
  • The invention relates to electronic semiconductor devices, and, more particularly, to capacitor structures and fabrication methods for such structures. [0001]
  • Increasing demand for semiconductor memory and competitive pressures requrie higher density intgrated circut dynamic random access memories (DRAMs) based on one-transistor plus one-capacitor memory cells. But down scaling capacitors with the standard silicon oxide and nitride dielectrics presnets problems including decreasing quantitiy of charge stored in a cell. Consequently, DRAM manufacturers are investigating alternative dielectrics to increase capacitor dielectric constant and alternative cell structures to increase capacitor area. For example, U.S. Pat. No. 5,554,557 discloses a DRAM cell with a fence-shaped capacitor having a rugged polysilicon lower electrode to increase the capacitor area. The patent discloses deposition of rugged polysilicon by silane decomposition at 560° C. and a pressue about 200 mTorr to yield a layer of hemispherical grains of maximum thickness of 50-150 nm. Then conformally deposits a dielectric of silicon nitride, oxide/nitride/oxide, or tantalum pentoxide, and complete the capacitor with a top electrode of deposited polysilicon. [0002]
  • Ino et al., Rugged Surface Polycrystalline Silicon Film Deposition and its Application in a Stacked Dynamic Random Access Memory Capacitor Electrode, 14 J.Vac.Sci.Tech.B 751 (1996) describes (FIG. 14) capacitors with rugged polysilicon for layer thicknesses in the range of 40-150 nm with the optimal at a 100 nm thickness. [0003]
  • SUMMARY OF THE INVENTION
  • The present invention provides an HSG silicon (rugged polysilicon) layer of thickness less than 40 nm but with surface area increase of least 2 by high nucleation density deposition plus gas phase grain shape enhancement and doping in a single furnace operation. Preferred embodiment rugged polysilicon forms a (dynamic memory cell) capacitor electrode which is surface area enhanced and the capacitor dielectric is deposited without electrode exposure to oxygen sources. [0004]
  • This has the advantages of high packing density memory cells using processes compatible with standard silicon integrated circuit fabrication.[0005]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The drawings are heuristic for clarity. [0006]
  • FIGS. 1[0007] a-b are cross sectional and elevatin views of a preferred embodiment memory cell.
  • FIGS. 2[0008] a-f illustrate in cross sectional elevation views steps of a first preferred embodiment method.
  • FIGS. 3[0009] a-c illustrate nucleation and grains.
  • FIG. 4 shows nucleation densities. [0010]
  • FIGS. 5[0011] a-b illustrate grain bulging.
  • FIG. 6 shows area enhancement. [0012]
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Overview [0013]
  • The preferred embodiments enhance capacitor electrode (plate) area while maintaining limited electrode thickness by using a high density of small grains of hemispherical grain (HSG) silicon (ruggent poly). The preferred embodiment methods first form HSG silicon under conditions to grow small grains but with high areal density, next, gas phase enhance the grains plus dope the HSG silicon; and then immediately form initial capacitor dielectric without exposure to oxygen sources. The use of small grain HSG silicon limits the effective thickness of the capacitor electrodes which allows smaller spacing between adjacent and multiple capacitor electrodes. The gas phase doping permits preliminary grain shape enhancement but makes the surface more susceptible to unwanted oxidation, thus the immediate initial dielectric formation yields a more uniform capacitor dielectric layer. [0014]
  • FIGS. 1[0015] a-b illustrate in cross-sectional and plan views a preferred embodiment DRAM cell 100 with HSG silicon 102 on polysilicon vertical cylinder 104 (which has the shape of an elongated crown) plus polysilicon base 105 forming the lower electrode of the cell capacitor. Dielectric 106 conforms to the surface of HSG silicon 102 and the portions of polysilicon 104-105 between the HSG silicon grains. Polysilicon 108 forms the top (common) capacitor electrode, although other materials such as TiN could be used. The pass transistor (gate 110 with source 112 and drain 114) connects bitline 120 to the lower capacitor electrode through polysilicon stem 122; bitline 122 runs parallel to the plane of FIG. 1a and only an offset making contact to drain 114 is shown in FIG. 1a. Note the separation between cell 100 and adjacent cell 100′ is determined by the minimal spacing between HSG 102 and HSG 102′, and this is the minimal thickness of top electrode 108. For example, crown polysilicon 104 may be 85 nm thick, HSG silicon 102 grains may be bulged and about 30-40 nm high, oxidized silicon nitride (NO) dielectric 106 may be 6 nm thick, and the minimal thickness of top electrode 108 between adjacent cells is about 100 nm. Thus if the HSG silicon garins were instead 70 nm high, the minimal thickness of top electrode 108 must decrease to 20 nm and it becomes unreliable.
  • Fabrication [0016]
  • FIGS. 2[0017] a-f illustrate the steps of fabrication of a DRAM in cross sectional elevation view at memory cell 100 portion of the substrate as follows.
  • (a) Start with a silicon substrate (or silicon on insulator substrate) with shallow trench isolation and twin wells for CMOS periphery plus memory array wells. Perform threshold adjustment implants (which may differ for cell transistors and various peripheral transistors), and form gate dielectric. Deposit tungsten silicide coated polysilicon gate material and a silicon dioxide layer, then pattern the layers to form oxide-[0018] topped gates 110 plus peripheral transistor gates and gate level interconnects. See FIG. 2a.
  • (b) Perform lightly doped drain implants, and then form sidewall dielectric on the gates by deposition plus anisotropic etching. Introduce dopants to form [0019] sources 112 and drains 114 including peripheral source/drains to complete the transistor level. Cover the structure with a planarized dielectric layer (such as BPSG); see FIG. 2b.
  • (c) Photolithographically define and etch holes (vias) in the planarized dielectric down to [0020] sources 112. Blanket deposit in situ doped polysilicon and etch back to form stems 122 in the holes. Next, photolithographically define and etch holes in the planarized dielectric down to drains 114. Blanket deposit in situ doped polysilicon and then a tungsten silicide cap, and pattern it to form bitlines 120 connecting to drains 114. Form planarized bitline dielectric which may contain an etchstop sublayer (e.g., sublayers of oxide and nitride). See FIG. 2c.
  • (d) Deposit an in situ doped polysilicon layer which will eventually be part of the horizontal base for the vertical polysiicon crown of [0021] cell 100; then photolithographically define holes in the polysilicon over the stems 122. Additionally, polysilicon sidewalls (blanket deposition plus anisotropic etch) may be applied to the holes in order to provide rounded comers and smaller diameters. Then use the polysilicon as an etch mask to etch the planarized bitline dielectric down to the stems 122; see FIG. 2d.
  • (e) Deposit an in situ doped polysilicon layer which connects to stems [0022] 122 and will eventually form the remainder of the horizontal base for the crown. Then a dielectric layer and photolithographically define the crown bases. Etch the dielectric and polysilicon to yield the crown bases covered with dielectric; see FIG. 2e.
  • (f) Conformally deposit in situ doped (with phosphine) polysilicon, this makes contact to the exposed ends of polysilicon bases [0023] 105. Anisotrpically etch the polysilicon to remove the horizontal portions of the polysilicon (on top of the dielectric on the bases and on the bitline dielectric between bases). This forms the crowns as sidwalls on the dielectric and base ends; a chlorine based plasma etch may be used. Next, strip the dielectric to leave the free standing crowns with horizontal bases supported on stems; this strip can stop on the etchstop sublayer. FIG. 2f shows the situation with the etchstop at the surface of the bitline dielectric; with a buried etchstop layer the the bottom of the crown bases can also be exposed and thereby increase the electrode area.
  • (g) Grow HSG silicon on the exposed surfaces of the polysilicon crowns and bases and, unavoidably, also on the exposed bitline dielectric. HSG silicon growth on (poly)silicon appears to occur in two stages: first nucleation and then a nuclei growth with coalescence into grains. Thus, nucleate HSG silicon on the polysilicon crown and base by silane decomposition at 571° C. with a silane flow of 450 sccm through a deposition chamber containing silicon wafers to form a layer of nuclei about 12 nm thick with a nucleation density of about 1.76×10[0024] 11/cm2 in 1 minute; see FIG. 3a which is a TEM view showing the nuclei. Of course, the exact silane flow and temperature to produce this high nucleation density will depend upon chamber geometry, pressure, and total wafer area. In fact, FIG. 4 illustrates nucleation density for a variety of process chamber conditions and layer thicknesses. For example, a silane flow of about 230 sccm at 571° C. in 2 minutes yields a layer of nuclei about 17 nm thick and with a nucleation density of about 4.9×10/cm2.
  • Continue the HSG silicon growth at 571° C. with the 450 sccm silane flow another 2.5 minutes to yield a layer of grains about 30 nm maximum thcikness. FIG. 3[0025] b shows the grains, this has the same scale as FIG. 3a. Of course, if this layer of grains continued to grow to a thickness such as 75 nm, then this density would yield a layer with the grains coalescing towards a solid layer of polysilicon, and this implies decreasing area enhancement. Note that the theoretical area increase by close packed hemispheres is independent of the hemiphere height; thus small close packed hemispheres provide the same area increase but form a thinner layer. In contrast, the foregoing lower nucleation density example has fewer larger grains at the same 30 nm thickness as illustrated in FIG. 3c, which has the same scale as FIGS. 3a-b.
  • (h) Photolithograhically mask the crowns and etch the HSG silicon on the bitline dielectric to insure separation of adjacent crowns. Alternatively, an unmasked anisotropic silicon etch could be used; this would decrease the crown height but maintain the surface ruggedness. The crowns and bases consist of in situ doped polysilicon plus the undoped HSG silicon on the surfaces. After photoresist removal clean the wafer to remove native oxide; the undoped HSG silicon does not oxidize as easily as the underlying phosphorus doped polysilicon. [0026]
  • (i) Enhance the HSG silicon grain shapes plus dope the grains with phosphorus by first bake the wafer at 850° C. in a hydrogen (H[0027] 2) atmosphere for 30-60 minutes, this removes any residual native oxide plus migrates silicon atoms from the underlying polysilicon 104/106 onto the grains 102 and bulges the grains relative to the underlying polysilicon. The area enhancement (electrical measurement on resultant capacitors) increases from a factor of about 2.2 for the original grains to about 2.7 for the bulging grains. See FIGS. 5a-b showing the before and after of the shape enhancement, respectively. Then switch from the hydrogen atmosphere to a phosphine (PH3) atmoshpere for 1 minute; the phosphine decomposes on the silicon surface and diffuses phosphorus into the grains resulting a surface doping concentration of phosphorus greater than 2×1020/cm3.
  • (j) Any free surface phosphorus, such as might occur in crevices between grains, and the highly doped grains from the preceding step provide very reactive sites for oxidation. Indeed, native oxide rapidly grows on heavily doped silicon, tyically with thickness in the range of 1-3 nm; such an oxide (dielectric constant of 2.5-3.5) will degrades the effective dielectric constant of the capacitor which uses 6 nm of oxideized silicon nitride.(4.5 nm of nitride with dielectric constant 6.8 covered by 2 nm of thermal oxide with dielectric constant 3.9). Further, deposition of the silicon nitride dielectric by silane plus ammonia surface reaction has an incubation time for nucleation on oxide but minimal incubation for nucleation on silicon; thus the deposited nitride will be thinner on the surface oxidized silicon than on clean silicon. This thinner nitride (e.g., 2-2.5 nm instead of 4.5 nm) may be too thin to prevent oxidation of the underlying grains during the oxidation of the nitride. Conequently, immediately after the phosphine gas phase doping of the grains, evacuate the deposition chamber and decrease the temperature to 740° C., and flow in dichlorosilane and ammonia to deposit silicon nitride dielectric to a thickness of 4.5 nm. Alternatively, the wafer could be transferred from the phosphine doping chamber under vacuum to a silicon nitride deposition chamber. Then oxidize the nitride in steam at 850° C. to form about 2 nm of oxide plus plug pinholes in the nitride; this completes the dielectric. [0028]
  • (k) Deposit in situ doped polysilicon and pattern it to form the top capacitor electrode. [0029]
  • (l) Form interlevel dielectrics and interconnects; this also connects up peripheral circuitry in a DRAM. [0030]
  • HSG Growth [0031]
  • As the HSG grains grow and the layer thickens, the grains begin to coalesce. Grain growth increases the sloped grain sidewall area but grain coalescence eliminates sidewalls, so the total surface area has a maximum as illustrated in FIG. 6. Indeed, FIG. 6 shows the area enhancement factor (ratio of total rugged surface area to orignial planar area) after the grain shape enhancement during gas phase doping with the area enchancement factor measured by electrical measurement on a capacitor using the rugged polysilicon as the lower electrode. The HSG growth conditions for the capacitor of FIG. 6 were the same as the foregoing low nucleation density example illustrated in FIG. 3[0032] c. Indeed, FIG. 3c shows the lateral extension of the grains resulting from coalescence. The preferred embodiment high nucleation density should have a larger area enchancement factor for the smaller thickness layers (e.g., for the 30 nm thick) from the greater amount of grain sidewall area due to the lower coalescence; compare the laterally compact grains in FIG. 3b with the grains of FIG. 3c. Possibly, the faster nucleation and grain growth from the higher silane flow may lessen the coalescence and yield more compact grains and consequent greater area enchancement factors.
  • Modifications [0033]
  • The preferred embodiments can be modified in various ways while retaining the features of high area enhancement factors with thin (e.g., 30 nm thick) rugged polysilicon which has grain enhancement during gas phase doping and oxygen-free immediate dielectric formation. [0034]
  • For example, the process conditions can be varied, the silicon nitride dielectric deposition could be replaced with a rapid thermal nitridation (NH[0035] 3 at 1000 C) to form a thin nitride barrier followed by an oxide based dielectric (such as Ta2O5) deposition.
  • Further, the rugged polysilicon electrode capacitor could be the coupling capacitor in a EEPROM between the floating and control gates or a capacitor for general linear circuits or other coupling. [0036]

Claims (3)

1. A capacitor, comprising:
(a) a first electrode, said first electrode including a surface of rugged polysilicon with a thickness of less than 30 nm;
(b) a dielectric on said surface; and
(c) a second electrode on said dielectric.
4. The capacitor of claim 1, wherein:
(a) said first electrode has the shape of a cylinder portion plus a bottom portion with said surface of rugged polysilicon on both inside and outside of said cylinder portion.
5. The capacitor of claim 1, wherein:
(a) said dielectric is oxidized silicon nitride.
US10/785,505 1997-03-27 2004-02-24 Capacitor and memory structure and method Abandoned US20040228068A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/785,505 US20040228068A1 (en) 1997-03-27 2004-02-24 Capacitor and memory structure and method

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US4173197P 1997-03-27 1997-03-27
US09/049,591 US6699745B1 (en) 1997-03-27 1998-03-27 Capacitor and memory structure and method
US10/785,505 US20040228068A1 (en) 1997-03-27 2004-02-24 Capacitor and memory structure and method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/049,591 Division US6699745B1 (en) 1997-03-27 1998-03-27 Capacitor and memory structure and method

Publications (1)

Publication Number Publication Date
US20040228068A1 true US20040228068A1 (en) 2004-11-18

Family

ID=31719994

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/049,591 Expired - Lifetime US6699745B1 (en) 1997-03-27 1998-03-27 Capacitor and memory structure and method
US10/785,505 Abandoned US20040228068A1 (en) 1997-03-27 2004-02-24 Capacitor and memory structure and method

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/049,591 Expired - Lifetime US6699745B1 (en) 1997-03-27 1998-03-27 Capacitor and memory structure and method

Country Status (1)

Country Link
US (2) US6699745B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050258466A1 (en) * 2004-05-24 2005-11-24 Won-Kyu Kwak Capacitor and light emitting display using the same
US20070059908A1 (en) * 2005-09-14 2007-03-15 Texas Instruments Inc. Transistor design self-aligned to contact
US20090179298A1 (en) * 2008-01-11 2009-07-16 Icemos Technology Ltd. Superjunction device having a dielectric termination and methods for manufacturing the device

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8026161B2 (en) 2001-08-30 2011-09-27 Micron Technology, Inc. Highly reliable amorphous high-K gate oxide ZrO2
US6551893B1 (en) * 2001-11-27 2003-04-22 Micron Technology, Inc. Atomic layer deposition of capacitor dielectric
US6767795B2 (en) * 2002-01-17 2004-07-27 Micron Technology, Inc. Highly reliable amorphous high-k gate dielectric ZrOXNY
US6893984B2 (en) * 2002-02-20 2005-05-17 Micron Technology Inc. Evaporated LaA1O3 films for gate dielectrics
US7160577B2 (en) 2002-05-02 2007-01-09 Micron Technology, Inc. Methods for atomic-layer deposition of aluminum oxides in integrated circuits
US7221586B2 (en) 2002-07-08 2007-05-22 Micron Technology, Inc. Memory utilizing oxide nanolaminates
US7135369B2 (en) * 2003-03-31 2006-11-14 Micron Technology, Inc. Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9
US7049192B2 (en) * 2003-06-24 2006-05-23 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectrics
WO2005006429A1 (en) * 2003-07-08 2005-01-20 Infineon Technologies Ag Integrated circuit arrangement with low-resistance contacts and method for production thereof
KR100656346B1 (en) * 2004-12-08 2006-12-11 한국전자통신연구원 Method for manufacturing non volatile memory device using mobile ionic charge
US7662729B2 (en) 2005-04-28 2010-02-16 Micron Technology, Inc. Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US8110469B2 (en) 2005-08-30 2012-02-07 Micron Technology, Inc. Graded dielectric layers
US20080217672A1 (en) * 2007-03-09 2008-09-11 Qimonda Ag Integrated circuit having a memory

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5366917A (en) * 1990-03-20 1994-11-22 Nec Corporation Method for fabricating polycrystalline silicon having micro roughness on the surface
US5372962A (en) * 1992-01-31 1994-12-13 Nec Corporation Method of making a semiconductor integrated circuit device having a capacitor with a porous surface of an electrode
US5385863A (en) * 1991-06-21 1995-01-31 Nec Corporation Method of manufacturing polysilicon film including recrystallization of an amorphous film
US5405801A (en) * 1992-02-28 1995-04-11 Samsung Electronics Co., Ltd. Method for manufacturing a capacitor of a semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5366917A (en) * 1990-03-20 1994-11-22 Nec Corporation Method for fabricating polycrystalline silicon having micro roughness on the surface
US5385863A (en) * 1991-06-21 1995-01-31 Nec Corporation Method of manufacturing polysilicon film including recrystallization of an amorphous film
US5372962A (en) * 1992-01-31 1994-12-13 Nec Corporation Method of making a semiconductor integrated circuit device having a capacitor with a porous surface of an electrode
US5405801A (en) * 1992-02-28 1995-04-11 Samsung Electronics Co., Ltd. Method for manufacturing a capacitor of a semiconductor device

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050258466A1 (en) * 2004-05-24 2005-11-24 Won-Kyu Kwak Capacitor and light emitting display using the same
US7378739B2 (en) * 2004-05-24 2008-05-27 Samsung Sdi Co., Ltd. Capacitor and light emitting display using the same
US20080217624A1 (en) * 2004-05-24 2008-09-11 Samsung Sdi Co., Ltd. Capacitor and light emitting display using the same
US7671368B2 (en) 2004-05-24 2010-03-02 Samsung Mobile Display Co., Ltd. Capacitor and light emitting display using the same
US20070059908A1 (en) * 2005-09-14 2007-03-15 Texas Instruments Inc. Transistor design self-aligned to contact
US7429524B2 (en) * 2005-09-14 2008-09-30 Texas Instruments Incorporated Transistor design self-aligned to contact
US20080290424A1 (en) * 2005-09-14 2008-11-27 Texas Instruments Incorporated Transistor design self-aligned to contact
US20090179298A1 (en) * 2008-01-11 2009-07-16 Icemos Technology Ltd. Superjunction device having a dielectric termination and methods for manufacturing the device
US8159039B2 (en) * 2008-01-11 2012-04-17 Icemos Technology Ltd. Superjunction device having a dielectric termination and methods for manufacturing the device
US8895369B2 (en) 2008-01-11 2014-11-25 Icemos Technology Ltd. Methods for manufacturing superjunction semiconductor device having a dielectric termination

Also Published As

Publication number Publication date
US6699745B1 (en) 2004-03-02

Similar Documents

Publication Publication Date Title
US6555432B2 (en) Integrated capacitor bottom electrode for use with conformal dielectric
US6440795B1 (en) Hemispherical grained silicon on conductive nitride
US5812360A (en) Capacitor construction having an amorphous electrically conductive layer
US6699745B1 (en) Capacitor and memory structure and method
KR100227843B1 (en) Process for forming interconnector and method for fabricating capacitor therewith
US5208479A (en) Method of increasing capacitance of polycrystalline silicon devices by surface roughening and polycrystalline silicon devices
US5670431A (en) Method of forming an ultra thin dielectric film for a capacitor
JPH08250665A (en) Forming method of tungsten film with irregular surface shape, and semiconductor device manufacture using the same
US5897352A (en) Method of manufacturing hemispherical grained polysilicon with improved adhesion and reduced capacitance depletion
US6436847B1 (en) Methods to form electronic devices
US6617635B2 (en) Integrated circuit devices having contact and container structures
US6197653B1 (en) Capacitor and memory structure and method
US5798280A (en) Process for doping hemispherical grain silicon
JP2741672B2 (en) Method of manufacturing capacitor for stacked DRAM cell
US6221730B1 (en) Fabrication method of semiconductor device with HSG configuration
US7071056B2 (en) Method of forming a dual-sided capacitor
US6143605A (en) Method for making a DRAM capacitor using a double layer of insitu doped polysilicon and undoped amorphous polysilicon with HSG polysilicon
US5550077A (en) DRAM cell with a comb-type capacitor
KR100547541B1 (en) Capacitor and memory structure and method
US5837579A (en) Rugged polysilicon process for DRAM capacitors
US6074913A (en) Method for forming a DRAM capacitor
US6391714B2 (en) Method for fabricating a capacitor in a semiconductor memory device
KR100238200B1 (en) Capacitor for a semiconductor device and method for manufacturing the same
US6124182A (en) Method of forming stacked capacitor
JPH11163282A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION