Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20040232557 A1
Publication typeApplication
Application numberUS 10/876,481
Publication dateNov 25, 2004
Filing dateJun 28, 2004
Priority dateJun 12, 2001
Also published asUS6767788, US20020185671
Publication number10876481, 876481, US 2004/0232557 A1, US 2004/232557 A1, US 20040232557 A1, US 20040232557A1, US 2004232557 A1, US 2004232557A1, US-A1-20040232557, US-A1-2004232557, US2004/0232557A1, US2004/232557A1, US20040232557 A1, US20040232557A1, US2004232557 A1, US2004232557A1
InventorsSi Kim
Original AssigneeHynix Semiconductor Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device having a metal insulator metal capacitor
US 20040232557 A1
Abstract
A semiconductor has a MIM capacitor formed on the same level with a dual damascene Cu line. The semiconductor includes a first insulating interlayer with first contact holes, first metal lines formed in the first contact holes, and second and third insulating interlayers including the first metal lines. Second and third contact holes are formed in the second insulating interlayer to expose some region of the first metal lines, a trench is formed in the third insulating interlayer corresponding to the second and third contact holes, and a capacitor structure is formed in the second contact hole and the trench above the second contact hole. Second metal lines fill the second and third contact holes and the trenches above the second and third contact holes.
Images(4)
Previous page
Next page
Claims(9)
What is claimed is:
1. A semiconductor device, which comprises:
a substrate:
a first insulating interlayer with a plurality of first contact holes over the substrate;
a plurality of first metal lines in the first contact holes;
second and third insulating interlayers sequentially formed over the substrate;
first metal lines in the second and third insulating interlayers;
second and third contact holes in the second insulating interlayer to expose a region of the first metal lines;
a trench in the third insulating interlayer, the trench corresponding to the second and third contact holes;
a first barrier metal film, a lower electrode of a capacitor, a dielectric film, and an upper electrode of the capacitor sequentially formed in the second contact holes and the trench above the second contact holes;
second barrier metal films respectively formed over the upper electrode of the capacitor of the second contact hole and the trench above the second contact hole, the third contact hole, and the trench above the third contact hole; and
second metal lines respectively formed over the second barrier metal films to fill the second and third contact holes and the trench above the second and third contact holes.
2. The semiconductor device as claimed in claim 1, further comprising a diffusion barrier film formed over the first insulating interlayer.
3. The semiconductor device as claimed in claim 1, further comprising an etching stopper formed over the second insulating interlayer.
4. The semiconductor device as claimed in claim 1, further comprising a hard mask formed over the third insulating interlayer.
5. The semiconductor device as claimed in claim 1, wherein each trench above the second and third contact holes has a greater width than widths of the second and third contact holes.
6. The semiconductor device as claimed in claim 1, wherein the second contact hole, the trench above the second contact hole, the third contact hole, and the trench above the third contact hole are respectively formed in a dual damascene structure.
7. The semiconductor device as claimed in claim 1, wherein the first and second metal lines comprise Cu.
8. The semiconductor device as claimed in claim 1, wherein the second metal line is formed by combining a seed Cu film with an electroplated Cu film by a chemical and mechanical deposition or by combining a seed Cu film with an electroplated Cu film by an electroless method.
9. The semiconductor device as claimed in claim 1, wherein the capacitor is in a same level as the second metal lines.
Description
    FIELD OF THE INVENTION
  • [0001]
    The present invention relates to a semiconductor device having a metal insulator metal (MIM) capacitor on the same level with a dual damascene Cu line.
  • BACKGROUND OF THE RELATED ART
  • [0002]
    A passive component having a capacitor is an integral part of many logic devices. This capacitor includes a decoupling capacitor of a MPU (Microprocessing Unit) device, a coupling and bypass capacitor for impedance matching between respective blocks in a SOC (System On a Chip) device and an RF device, and a capacitor array in an analogue-to-digital converter or a digital-to-analogue converter.
  • [0003]
    The related art obtains this capacitor by utilizing a junction capacitor having a silicon junction. Also, a MIM capacitor of Al/SiN/Al which uses a Plasma Enhanced Chemical Vapor Deposition (PECVD) SiN film as a dielectric film has been used in a general Al line technique.
  • [0004]
    However, a capacitor having a large capacity has been needed to increase the operation frequency and the number of bits of a converter.
  • [0005]
    For example, in the case of a Central Processing Unit (CPU) operating at 1 GHz, a capacitor capacity of 400 nF is needed for decoupling. Conventionally, an obtainable capacitance is 34.5 nF/mm2 if an average thickness (Toxeq) of a dielectric film is 1 nm. As a result, an area of 11.6 mm2 is finally needed for a capacitance of 400 nF.
  • [0006]
    If a dielectric ratio of a conventionally used PECVD SiN of 1000 Å is 7, an approximate Toxeq is 56 nm and a capacitance is 0.62 nF/mm2. Therefore, a capacitor of 645 mm2 area has to be fabricated, and this is a result that is not available in semiconductor chip fabrication.
  • [0007]
    There is a general tendency that metal line technology of logic devices is moving from Al to Cu. As a result of this technology shift, an insulating film MIM capacitor with a high dielectric ratio for large capacitance is needed. Realization of this type of MIM capacitor in a dual damascene Cu line process is currently viewed as an important research and development goal of logic device manufacturers.
  • [0008]
    Accordingly, a related art semiconductor device has the following problems.
  • [0009]
    In the conventional dual damascene line process and the capacitor forming process, it is complicated to fabricate a MIM capacitor having a high dielectric constant and a three-dimensional structure while maintaining the dual damascene patterning process.
  • SUMMARY OF THE INVENTION
  • [0010]
    The invention, in part, provides a semiconductor device and a method for fabricating the same that substantially solves one or more problems due to limitations and disadvantages of the related art.
  • [0011]
    The invention, in part, provides a semiconductor device and a method for fabricating the same which simplifies process steps and forms a MIM capacitor on the same level with a dual damascene Cu line.
  • [0012]
    The invention, in part, pertains to a semiconductor device that includes a first insulating interlayer on a substrate with a plurality of first contact holes, a plurality of first metal lines formed in the first contact holes, second and third insulating interlayers sequentially formed on the substrate including the first metal lines, second and third contact holes formed in the second insulating interlayer to expose some region of the first metal lines, and a trench formed in the third insulating interlayer to correspond to the second and third contact holes respectively. A first barrier metal film, a lower electrode of a capacitor, a dielectric film, and an upper electrode of a capacitor are sequentially formed in the second contact hole and the trench above the second contact hole. Second barrier metal films are respectively formed over the upper electrode of the capacitor of the second contact hole and the trench above the third contact hole. Second metal lines are respectively formed over the second contact hole, the third contact hole and the second barrier metal film to fill the trench.
  • [0013]
    The invention, in part, pertains to a diffusion barrier film formed over the first insulating interlayer. The semiconductor device can further have an etching stopper formed over the second insulating interlayer. A hard mask can be formed over the third insulating interlayer. Also, each trench above the second and third contact holes can have a greater width than widths of the second and third contact holes. Also the second contact hole, the trench above the second contact hole, the third contact hole, and the trench above the third contact hole can be respectively formed in a dual damascene structure. Preferably, the first and second metal lines are formed of Cu. In an additional embodiment, the second metal line is formed by combining a seed Cu film with an electroplated Cu film by a chemical and mechanical deposition or by combining a seed Cu film with an electroplated Cu film by an electroless method. In the device, the capacitor is preferably in a same level as the second metal lines.
  • [0014]
    In another preferred embodiment of the invention, a method for fabricating a semiconductor device includes the steps of: providing a substrate; forming a first insulating interlayer having a plurality of first contact holes over the substrate; forming a plurality of first metal lines in the first contact holes; sequentially forming second and third insulating interlayers over the first insulating interlayer; forming a plurality of first trenches on the third insulating interlayer so that at least one of the first trenches corresponds to the first metal lines; forming a first via hole over the second insulating interlayer below the first trenches corresponding to the first metal lines; sequentially forming a first barrier metal film, a first conductive layer, an insulating film, and a second conductive layer over the third insulating interlayer including the first via hole and the first trenches to expose a region of the third insulating interlayer; forming a plurality of second trenches in the exposed third insulating interlayer so that at least one of the second trenches corresponds to the first metal lines; forming a second via hole in the second insulating interlayer below the second trenches corresponding to the first metal lines; forming a second barrier metal film and a third conductive layer on the whole surface; forming a first barrier metal film and a capacitor in the first via hole and the first trench by a polishing process; and forming a second metal line in the second via hole and the second trench to have a same level with the capacitor.
  • [0015]
    The invention, in part, pertains to the first and the second metal lines being preferably formed of Cu, and the first and second barrier metal films are preferably formed by at least one of Cu, Ta, TaN, TiN, WN, TaC, WC, TiSiN, or TaSiN. Further, the first and the second conductive layers are preferably formed of at least one of Pt, Ru, Ir, or W, and the insulating film is preferably formed of at least one of a Ta oxide, a Ba—Sr—Ti oxide, a Zr oxide, a HF oxide, a Pb—Zn—Ti oxide or a Sr—Bi—Ta oxide. Also, the first and second barrier metal films, the first and second conductive layers, and the insulating film are preferably formed by a PVD (Physical Vapor Deposition) method , a CVD (Chemical Vapor Deposition) method , or an ALD (Atomic Layer Deposition) method.
  • [0016]
    The method of the invention, in part, preferably has the steps of degassing under a high vacuum after putting a wafer in a barrier metal deposition apparatus, the degassing being performed before respectively forming the first and second barrier metal films; and cleaning using an argon sputter cleaning or a reactive cleaning using a plasma including H in a form of H2 and/or NH3. The third conductive layer can be formed from a Cu film, wherein the third conductive layer is formed by at least one of combining a seed Cu film with an electroplated Cu film by a PVD or CVD, or by combining the seed Cu film with the electroplated Cu film by an electroless Cu deposition.
  • [0017]
    It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0018]
    The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application. The drawings illustrate embodiments of the invention and together with the description serve to explain the principle of the invention.
  • [0019]
    In the drawings:
  • [0020]
    [0020]FIGS. 1A through 1F illustrate sectional views showing a method for fabricating a semiconductor device according to the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0021]
    Advantages of the present invention will become more apparent from the detailed description given herein after. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description. Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.
  • [0022]
    [0022]FIGS. 1A through 1F illustrate sectional views showing a method for fabricating a semiconductor device according to the present invention.
  • [0023]
    As shown in FIG. 1F, a semiconductor device of a preferred embodiment of the present invention includes a first insulating interlayer 12 having a plurality of contact holes on a silicon substrate 11, and a lower Cu line 13 in each contact hole.
  • [0024]
    A diffusion barrier film 14, a second insulating interlayer 15, an etching stopper 16, a third insulating interlayer 17, and a hard mask 18 are deposited over the first insulating interlayer 12 including the lower Cu line 13.
  • [0025]
    A first contact hole (via hole) 19 (see FIG. 1B) and a second contact hole (via hole) 24 (see FIG. 1D) are formed in the second insulating interlayer 15 and the etching stopper 16 to expose a region of the lower Cu line 13.
  • [0026]
    A trench is respectively formed in the third insulating interlayer 17 and the hard mask 18 at a greater width than widths of the first and second contact holes 19 and 24 to correspond to them.
  • [0027]
    At this time, the trench is also formed in the third insulating interlayer 17 and the hard mask 18 besides the first and second contact holes to correspond to the lower Cu line 13.
  • [0028]
    A first barrier metal layer 20, a capacitor lower electrode 21 a, a capacitor dielectric film 22 a, a capacitor upper electrode 23 a, and a second barrier metal layer 25 are sequentially formed in the first contact hole 19 and the trench above the first contact hole. A Cu line 26 a is formed on the second barrier metal layer 25 to fill the first contact hole and the trench above the first contact hole. At this time, the capacitor lower electrode 21 a, the capacitor dielectric film 22 a, and the capacitor upper electrode 23 a constitute a capacitor 27.
  • [0029]
    The second barrier metal layer 25 is formed along the surface of the second contact hole 24 and the trench above the second contact hole 24. Also, the Cu line 26 a is formed on the barrier metal layer 25 to fill the second contact hole 24 and the trench above the second contact hole 24.
  • [0030]
    The first contact hole, the trench above the first contact hole, the second contact hole, and the trench above the second contact hole have a dual damascene structure, respectively.
  • [0031]
    As discussed above, the following features are formed on the same level as each other: the capacitor 27 formed in the first contact hole, the trench above the first contact hole, the Cu line 26 a formed in the second contact hole, and the trench above the second contact.
  • [0032]
    A method for fabricating the semiconductor device of a preferred embodiment of the present invention is explained below.
  • [0033]
    Referring to FIG. 1A, a plurality of lower Cu lines 13 are formed in the first insulating interlayer 12 on the silicon substrate 11 by a dual damascene process.
  • [0034]
    The diffusion barrier film 14, the second insulating interlayer 15, the etching stopper 16, the third insulating interlayer 17, and the hard mask 18 are sequentially formed over the first insulating interlayer 12 including the lower Cu line 13.
  • [0035]
    At this time, the second insulating interlayer 15 is etched to form a via hole which connects the upper and lower Cu lines with each other in a later process, and the third insulating interlayer 17 is etched to form a trench for the upper Cu line.
  • [0036]
    The second and third insulating interlayers 15 and 17 are preferably formed from silicon dioxide (SiO2), Fluorine doped Silicate Glass (FSG), or a low dielectric insulating film having a dielectric constant of approximately 1.0-3.0.
  • [0037]
    The second and third insulating interlayers 15 and 17 are preferably deposited by a Plasma Enhanced Chemical Vapor Deposition (PECVD), High Density Plasma-CVD (HDP-CVD), Atmospheric Pressure CVD (APCVD), or spin coating, that can be processed at a temperature of 450 C. or less.
  • [0038]
    The diffusion barrier film 14, the etching stopper 16, and the hard mask 18 are preferably formed by depositing SiN, SiC or SiCN by a PECVD method at a thickness of about 100-1000 Å.
  • [0039]
    The etching stopper 16 and the hard mask 18 may be omitted, depending on the dual damascene patterning method or the film used.
  • [0040]
    Then, a first photoresist film (not shown) is deposited on the hard mask 18, and the photoresist is then selectively patterned by exposure and developing processes.
  • [0041]
    Subsequently, the hard mask 18 and the third insulating interlayer 17 are sequentially etched by using the patterned first photoresist film as a mask to form a plurality of trenches, as shown in FIG. 1B. The first photoresist film is then removed.
  • [0042]
    A second photoresist film (not shown) is deposited on the entire surface and then selectively patterned by exposure and developing processes to expose an upper portion of the etching stopper 16 where a MIM capacitor will be formed.
  • [0043]
    Then, the etching stopper 16, the second insulating interlayer 15, and the diffusion barrier film 14 are sequentially etched by using the patterned second photoresist film as a mask to form the first contact hole 19 on the lower Cu line 13. The second photoresist film is then removed.
  • [0044]
    The above method is called a trench first dual damascene process, which forms the trench first and the first contact hole later. Similarly, another method which forms the first contact hole first and patterns the trench structure can be used. Also, a dual damascene process using a dual hard mask can be used.
  • [0045]
    That is, a method for various well-known dual damascene structures is used to form the trench and contact hole shown in FIG. 1B.
  • [0046]
    The lower Cu line 13 having a constant region is exposed by the process discussed above, and a trench having a serpentine shape is formed on the etching stopper 16. This structure improves the capacitance in the subsequently formed capacitor.
  • [0047]
    [0047]FIG. 1C shows the sequential formation of the first barrier metal layer 20, the first conductive layer 21, an insulating film 22 and the second conductive layer 23. This capacitor structure is sequentially deposited over the hard mask 18 including the first contact hole 19 and a plurality of trenches.
  • [0048]
    At this time, the first barrier metal layer 20 is preferably formed of Cu, thereby preventing the capacitor from being electrically degraded by out-diffusion of Cu.
  • [0049]
    The first barrier metal layer 20 is deposited after placing a wafer in a barrier metal deposition apparatus, performing a degassing process under high vacuum, and then performing an argon sputter cleaning or a reactive cleaning using a plasma including H in a form such as H2 and/or NH3.
  • [0050]
    The first barrier metal layer 20 can be formed by combining Ta, TaN, TiN, WN, TaC, WC, TiSiN, and TaSiN, besides Cu. The first barrier metal layer 20 can be formed using Physical Vapor Deposition (PVD), Chemical Vapor Deposition (CVD) or Atomic Layer Deposition (ALD).
  • [0051]
    The first conductive layer 21 is later used to form a capacitor lower electrode. The insulating film 22 is later used to form a dielectric film of the capacitor, and the second conductive layer 23 is later used to form a capacitor upper electrode.
  • [0052]
    The first and second conductive layers 21 and 23 preferably use a metal such as Pt, Ru, Ir and W, and are deposited by a CVD, a PVD, or an ALD method.
  • [0053]
    The insulating film 22 is formed of a Ta oxide, a Ba—Sr—Ti oxide, a Zr oxide, a HF oxide, a Pb—Zn—Ti oxide or a Sr—Bi—Ta oxide by a CVD, a PVD, or an ALD method.
  • [0054]
    Then, a third photoresist film (not shown) is deposited on the second conductive layer 23. The third photoresist film is selectively patterned by exposure and developing processes to remain only in the MIM capacitor region.
  • [0055]
    The second conductive layer 23, the insulating film 22, the first conductive layer 21, and the first barrier metal layer 20 are sequentially etched by using the patterned third photoresist film as a mask. The third photoresist film is then removed.
  • [0056]
    Then, a fourth photoresist film (not shown) is deposited on the entire surface including the second conductive layer 23 and the hard mask 18, as shown in FIG. 1D. The fourth photoresist film is then patterned by exposure and developing processes.
  • [0057]
    Subsequently, the hard mask 18 and the third insulating interlayer 17 are sequentially etched by using the patterned fourth photoresist film as a mask to form a plurality of trenches, as shown in FIG. 1D. The fourth photoresist film is then removed.
  • [0058]
    A fifth photoresist film (not shown) is deposited over the entire surface by exposure and developing processes. The fifth photoresist film is then selectively patterned to expose an upper portion of the etching stopper 16 where the Cu line will be formed.
  • [0059]
    Then, the etching stopper 16, the second insulating interlayer 15, and the diffusion barrier film 14 are sequentially etched to form the second contact hole 24 on the lower Cu line 13. The fifth photoresist film is then removed.
  • [0060]
    The above method is called a trench first dual damascene process, which forms the trench first and the second contact hole later. Similarly, another method that forms the second contact hole first and patterns the trench structure can be used. Also, a dual damascene process using a dual hard mask can be used.
  • [0061]
    That is, a method for various well-known dual damascene structures is used to form the trench and contact hole, as shown in FIG. 1D.
  • [0062]
    The dual damascene structure is also applied to a portion where the Cu line will be formed.
  • [0063]
    [0063]FIG. 1E shows the second barrier metal layer 25 being deposited over the entire surface including the second conductive layer 23, the trench, the hard mask 18, and the second contact hole 24.
  • [0064]
    At this time, the second barrier metal layer 25 is formed of Cu, such as the first barrier metal layer 20, to prevent the capacitor from electrically degrading by out-diffusion of Cu and to prevent insulating characteristics of the insulating film from deteriorating.
  • [0065]
    The second barrier metal layer 25 is preferably deposited by putting a wafer in a barrier metal deposition apparatus, performing a degassing process under high vacuum, and performing an argon sputter cleaning or a reactive cleaning using a plasma including H in a form such as H2 and/or NH3.
  • [0066]
    The second barrier metal layer 25 can be formed by combining Ta, TaN, TiN, WN, TaC, WC, TiSiN, and TaSiN, besides Cu. The second barrier metal layer 25 can be formed using Physical Vapor Deposition (PVD), Chemical Vapor Deposition (CVD), or Atomic Layer Deposition (ALD).
  • [0067]
    Then, a Cu film 26 is sequentially deposited on the entire surface to bury the upper trench and upper portions of the first and second contact holes 19 and 24, as shown in FIG. 1E.
  • [0068]
    At this time, the Cu film 26 is preferably deposited by combining a seed Cu film with an electroplated Cu film by a PVD or CVD or by combining a seed Cu film with an electroplated Cu film by an electroless Cu deposition, or by combining these methods.
  • [0069]
    Subsequently, as shown in FIG. 1F, the Cu film 26, the second barrier metal layer 25, the second conductive layer 23, the insulating film 22, the first conductive layer 21, and the first barrier metal layer 20 are polished by a chemical and mechanical polishing process to expose the hard mask 18.
  • [0070]
    As a result, the first barrier metal layer 20, the capacitor lower electrode 21 a, the capacitor dielectric film 22 a, the capacitor upper electrode 23 a, the second barrier metal layer 25, and the Cu line 26 a are sequentially deposited in a dual damascene region of the first contact hole.
  • [0071]
    Also, the second barrier metal layer 25 and the Cu line 26 a are deposited in a dual damascene region of the second contact hole.
  • [0072]
    At this time, the MIM capacitor 27 includes the capacitor lower electrode, the capacitor dielectric film 22 a, and the capacitor upper electrode 23 a.
  • [0073]
    The Cu line 26 a is formed to fill the first and second contact holes.
  • [0074]
    Thus, the MIM capacitor 27 and the Cu line 26 a are formed on the same level as each other.
  • [0075]
    Also, the capacitance can be increased by forming the MIM capacitor 27 in the three-dimensional structure of the damascene structure.
  • [0076]
    Later, when forming another Cu line, the diffusion barrier film, the insulating interlayer, the etching stopper, the insulating interlayer, and the hard mask may sequentially be deposited again to perform another process sequence.
  • [0077]
    The semiconductor device and the method for fabricating the semiconductor device have the following advantages.
  • [0078]
    The MIM capacitor can be fabricated on the same level with the Cu line during a process to form the Cu line in a dual damascene structure. As a result, the number of the metal layers for the MIM capacitor fabrication does not need to increased. Thus, it is easy to simplify the process steps.
  • [0079]
    It is to be understood that the foregoing descriptions and specific embodiments shown herein are merely illustrative of the best mode of the invention and the principles thereof, and that modifications and additions may be easily made by those skilled in the art without departing for the spirit and scope of the invention, which is therefore understood to be limited only by the scope of the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5354712 *Nov 12, 1992Oct 11, 1994Northern Telecom LimitedMethod for forming interconnect structures for integrated circuits
US5595937 *Apr 12, 1996Jan 21, 1997Nec CorporationMethod for fabricating semiconductor device with interconnections buried in trenches
US5976928 *Nov 20, 1997Nov 2, 1999Advanced Technology Materials, Inc.Chemical mechanical polishing of FeRAM capacitors
US6080529 *Oct 19, 1998Jun 27, 2000Applied Materials, Inc.Method of etching patterned layers useful as masking during subsequent etching or for damascene structures
US6117747 *Nov 22, 1999Sep 12, 2000Chartered Semiconductor Manufacturing Ltd.Integration of MOM capacitor into dual damascene process
US6271084 *Jan 16, 2001Aug 7, 2001Taiwan Semiconductor Manufacturing CompanyMethod of fabricating a metal-insulator-metal (MIM), capacitor structure using a damascene process
US6320244 *Sep 2, 1999Nov 20, 2001Agere Systems Guardian Corp.Integrated circuit device having dual damascene capacitor
US6329234 *Jul 24, 2000Dec 11, 2001Taiwan Semiconductor Manufactuirng CompanyCopper process compatible CMOS metal-insulator-metal capacitor structure and its process flow
US6344964 *Jul 14, 2000Feb 5, 2002International Business Machines CorporationCapacitor having sidewall spacer protecting the dielectric layer
US6346454 *Aug 26, 1999Feb 12, 2002Agere Systems Guardian Corp.Method of making dual damascene interconnect structure and metal electrode capacitor
US6399399 *Apr 25, 2001Jun 4, 2002Nec CorporationMethod for manufacturing semiconductor memory and method for manufacturing capacitor
US6441419 *Mar 15, 2000Aug 27, 2002Lsi Logic CorporationEncapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same
US6445023 *Mar 16, 1999Sep 3, 2002Micron Technology, Inc.Mixed metal nitride and boride barrier layers
US6452251 *Mar 31, 2000Sep 17, 2002International Business Machines CorporationDamascene metal capacitor
US6500675 *Apr 19, 2001Dec 31, 2002Mitsubishi Denki Kabushiki KaishaManufacturing method of semiconductor device having capacitive element
US6554914 *Feb 2, 2001Apr 29, 2003Novellus Systems, Inc.Passivation of copper in dual damascene metalization
US6555431 *Nov 16, 2000Apr 29, 2003Texas Instruments IncorporatedMethod for forming integrated circuit capacitor and memory
US6759703 *Oct 11, 2000Jul 6, 2004Oki Electric Industry Co., Ltd.Capacitor and a manufacturing process therefor
US20020079522 *Dec 21, 2000Jun 27, 2002Diodato Philip W.Inter-wiring-layer capacitors
US20020155676 *Apr 19, 2001Oct 24, 2002Michael StetterZero mask MIMcap process for a low k BEOL
US20020167086 *May 8, 2001Nov 14, 2002Stauf Gregory T.Barrier structures for integration of high K oxides with Cu and AI electrodes
US20020171147 *May 15, 2001Nov 21, 2002Tri-Rung YewStructure of a dual damascene via
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7796372Sep 14, 2010Stmicroelectronics SaManufacture of 3 dimensional MIM capacitors in the last metal level of an integrated circuit
US7916449Jun 6, 2008Mar 29, 2011Stmicroelectronics SaCreation of capacitors equipped with means to reduce the stresses in the metal material of their lower structures
US8143135Oct 8, 2009Mar 27, 2012International Business Machines CorporationEmbedded series deep trench capacitors and methods of manufacture
US8198663 *Jun 12, 2012International Business Machines CorporationStructure for dual contact trench capacitor and structure thereof
US8384140 *Feb 26, 2013International Business Machines CorporationStructure for dual contact trench capacitor and structure thereof
US8441103May 14, 2013International Business Machines CorporationEmbedded series deep trench capacitors and methods of manufacture
US8946854 *Nov 9, 2011Feb 3, 2015United Microelectronics CorporationMetal-insulator-metal capacitor structure and method for manufacturing the same
US8987086 *Jul 23, 2012Mar 24, 2015Taiwan Semiconductor Manufacturing Company, Ltd.MIM capacitor with lower electrode extending through a conductive layer to an STI
US9331155 *Apr 9, 2014May 3, 2016Nxp B.V.Semiconductor device and manufacturing method
US20070066012 *May 22, 2006Mar 22, 2007Takashi OhtsukaSemiconductor device and method for fabricating the same
US20080239618 *Apr 2, 2008Oct 2, 2008Stmicroelectronics SaManufacture of 3 dimensional mim capacitors in the last metal level of an integrated circuit
US20090040684 *Jun 6, 2008Feb 12, 2009Stmicroelectronics SaCreation of capacitors equipped with means to reduce the stresses in the metal material of their lower structures
US20100025813 *Jul 29, 2008Feb 4, 2010Kemerer Timothy WStructure for dual contact trench capacitor and structure therof
US20100025814 *Feb 4, 2010Kemerer Timothy WStructure for dual contact trench capacitor and structure thereof
US20100314674 *May 19, 2010Dec 16, 2010Elpida Memory, IncSemiconductor device and method for manufacturing the same
US20110084360 *Oct 8, 2009Apr 14, 2011International Business Machines CorporationEmbedded series deep trench capacitors and methods of manufacture
US20120289021 *Nov 15, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Metal-insulator-metal structure for system-on-chip technology
US20130113075 *Nov 9, 2011May 9, 2013United Microelectronics CorporationMetal-insulator-metal capacitor structure and method for manufacturing the same
US20130292841 *May 4, 2012Nov 7, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor interconnect structure
US20140306232 *Apr 9, 2014Oct 16, 2014Nxp B.V.Semiconductor device and manufacturing method
US20150140778 *Dec 22, 2014May 21, 2015United Microelectronics CorporationMethod for manufacturing metal-insulator-metal capacitor structure
EP1978544A1 *Mar 20, 2008Oct 8, 2008Stmicroelectronics SaProduction of three-dimensional MIM capacitors in the last metal level of an integrated circuit
Classifications
U.S. Classification257/758, 257/E21.009, 257/E21.021, 257/E23.145, 257/E21.582, 257/E21.019, 257/E21.579
International ClassificationH01L27/04, H01L23/52, H01L27/108, H01L21/822, H01L21/3205, H01L23/532, H01L23/522, H01L21/02, H01L21/768
Cooperative ClassificationH01L2924/0002, H01L21/76838, H01L23/5223, H01L21/76843, H01L28/91, H01L2924/3011, H01L21/76807, H01L23/5226, H01L21/7687, H01L28/75, H01L23/53238, H01L28/55
European ClassificationH01L28/55, H01L21/768C3K, H01L21/768C3B, H01L21/768B2D, H01L23/532M1C4, H01L23/522C4, H01L23/522E, H01L21/768C