US20040256610A1 - Chalcogenide memory device with multiple bits per cell - Google Patents

Chalcogenide memory device with multiple bits per cell Download PDF

Info

Publication number
US20040256610A1
US20040256610A1 US10/600,530 US60053003A US2004256610A1 US 20040256610 A1 US20040256610 A1 US 20040256610A1 US 60053003 A US60053003 A US 60053003A US 2004256610 A1 US2004256610 A1 US 2004256610A1
Authority
US
United States
Prior art keywords
doped semiconductor
semiconductor region
layer
side electrode
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/600,530
Other versions
US6838692B1 (en
Inventor
Hsiang-Lan Lung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Macronix International Co Ltd
Original Assignee
Macronix International Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Macronix International Co Ltd filed Critical Macronix International Co Ltd
Priority to US10/600,530 priority Critical patent/US6838692B1/en
Assigned to MACRONIX INTERNATIONAL CO., LTD. reassignment MACRONIX INTERNATIONAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LUNG, HSIANG-LAN
Publication of US20040256610A1 publication Critical patent/US20040256610A1/en
Application granted granted Critical
Publication of US6838692B1 publication Critical patent/US6838692B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5678Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using amorphous/crystalline phase transition storage elements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B63/00Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/20Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B63/00Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • H10B63/84Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/71Three dimensional array
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/061Patterning of the switching material
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/231Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/821Device geometry
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/882Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8828Tellurides, e.g. GeSbTe

Definitions

  • the present invention relates to a chalcogenide memory device, and more particularly to a chalcogenide memory device with multiple bits per cell.
  • chalcogenide material in memory devices is well known in the art.
  • Ovshinsky et al. in U.S. Pat. No. 5,296,716 disclose the use of chalcogenide materials and provide a discussion of the current theory of operation of chalcogenide materials.
  • Chalcogenide material can be electrically switched between amorphous and crystalline states and exhibits different electrical characteristics depending upon its state. For example, in its amorphous state, the material exhibits lower electrical conductivity than it does in its crystalline state. Because chalcogenide material retains its programmed state even after removal of the electrical stimulus, chalcogenide memories are non-volatile. As an added benefit, chalcogenide elements may be programmed into two or more states. Thus, chalcogenide-based memories may operate as traditional binary memories or as higher-based memories.
  • chalcogenide memory cells require that a region of the chalcogenide memory material, called the chalcogenide active region, be subjected to a current pulse typically with a current density between about 10 5 to 10 7 amperes/cm 2 , to change the crystalline state of the chalcogenide material within the active region contained within a small pore.
  • this current density may be accomplished by first creating a small opening 1 in a dielectric material 2 which is itself deposited onto a lower electrode material 3 .
  • a second dielectric layer 4 typically of silicon nitride, is then deposited onto the dielectric layer 2 and into the opening 1 .
  • the chalcogenide material 5 is then deposited over the second dielectric material 4 and into the opening 1 .
  • An upper electrode material 6 is then deposited over the chalcogenide material 5 .
  • Carbon is a commonly used electrode material although other materials have also been used, for example, molybdenum and titanium nitride.
  • a conductive path is then provided from the chalcogenide material 5 to the lower electrode material 3 by forming a pore 7 in the second dielectric layer 4 by the well known process of popping. Popping involves passing an initial high current pulse through the structure which passes through the chalcogenide material 5 and then provides dielectric breakdown of the second dielectric layer 4 thereby providing a conductive path via the pore 7 through the memory cell.
  • the energy input required to adjust the crystalline state of the chalcogenide active region of the memory cell is directly proportional to the lateral dimension of the pore. That is to say, smaller pore sizes result in smaller energy input requirement.
  • Conventional chalcogenide memory cell fabrication techniques provide a minimum lateral pore dimension limited by the photolithographic size limit. This results in pore sizes having minimum lateral dimensions down to approximately 1 micron.
  • the chalcogenide memory includes, from the bottom to top, a substrate 20 , a lower electrode 22 with a frusto-conical tip 30 , a chalcogenide layer 34 in contact with the frusto-conical tip 30 , a carbon layer 35 , an upper electrode 36 , and an upper conductive grid interconnect 40 .
  • Symbol 32 refers to an insulating layer and symbol 38 an interlayer dielectric (ILD) layer.
  • ILD interlayer dielectric
  • the contact area between the chalcogenide layer 34 and the lower electrode 22 is made small.
  • the small contact area provides minimum dimensions below the photolithographic limit, thereby reducing the required energy input to the chalcogenide active region in operation.
  • the conventional chalcogenide memory can store only one bit on one cell, thus, the memory density is not sufficient.
  • An object of the present invention is to solve the above-mentioned problems and provide a chalcogenide memory with multiple bits per cell.
  • the side electrode, diode, chalcogenide layer, and upper electrode are disposed laterally. Therefore, a single storage region occupies a smaller vertical space compared with conventional chalcogenide memory. Thus, according to the present invention, many storage regions can be stacked vertically. Thus, multiple bits can be stored in one cell and the memory has super high memory density.
  • Another object of the present invention is to provide an energy-saving chalcogenide memory.
  • the contact area between the chalocogenide layer and electrode is controlled by the thickness of the diode.
  • the contact area is reduced to a minimum dimension below the photolithographic limit. This can reduce the required energy input to the chalcogenide active region in operation.
  • the memory device of the present invention includes a side electrode; a doped semiconductor region disposed laterally in contact with a sidewall of the side electrode, such that the doped semiconductor region forms a diode, or the junction between the side electrode and the doped semiconductor region forms a diode; a layer of phase-changing material disposed laterally in contact with a sidewall of the doped semiconductor region, such that the doped semiconductor region is disposed between the layer of phase-changing material and the side electrode; and an upper electrode disposed on the layer of phase-changing material.
  • the doped semiconductor structure When the doped semiconductor structure forms a diode, it can be a PN junction diode.
  • the side electrode can be metal, such as a tungsten plug.
  • the side electrode can be doped polysilicon having a different conductive type from the doped semiconductor region to form a PN junction diode with the doped semiconductor region.
  • the side electrode can be a doped polysilicon plug.
  • the side electrode is metal, such as a tungsten plug, to form a Schottky diode with the doped semiconductor region.
  • the memory device of the present invention includes a first side electrode; a second side electrode; and a storage region laterally disposed between the first and second side electrodes.
  • the storage region includes a first doped semiconductor region disposed laterally in contact with a sidewall of the first side electrode, such that the first doped semiconductor structure forms a diode, or the junction between the first side electrode and the first doped semiconductor region forms a diode; a second doped semiconductor region disposed laterally in contact with a sidewall of the second side electrode, such that the second doped semiconductor region forms a diode, or the junction between the second side electrode and the second doped semiconductor region forms a diode; a layer of phase-changing material disposed laterally between and in contact with the first and second doped semiconductor regions; and an upper electrode disposed on the layer of phase-changing material.
  • the memory device of the present invention includes a first side electrode; a second side electrode; and a plurality of the storage regions disposed between the first and second side electrodes, stacked vertically, and separated from each other by a dielectric layer.
  • a process for fabricating a memory device with multiple bits per cell A conductive layer is formed on a semiconductor substrate. A dielectric layer is formed on the conductive layer.
  • a storage region is formed, including the following steps.
  • a doped semiconductor structure is formed on the dielectric layer.
  • An insulating layer is formed on the doped semiconductor structure and the dielectric layer. The insulating layer is selectively removed downwardly to the underlying doped semiconductor structure to expose the dielectric layer and to separate the doped semiconductor structure into two doped semiconductor regions, thus forming a trench.
  • a layer of phase-changing material is formed in the trench, and an upper electrode is formed on the layer of phase-changing material. The upper electrode and the layer of phase-changing material are planarized to stop on the insulating layer.
  • N is an integer equal to or greater than 0.
  • each of the doped semiconductor regions forms a diode, or the junction between the conductive plug and the doped semiconductor region forms a diode.
  • FIG. 1 is a cross-section of a conventional chalcogenide memory.
  • FIG. 2 is a cross-section of another conventional chalcogenide memory.
  • FIGS. 3 a to 3 h are cross-sections showing the process flow of fabricating a chalcogenide memory according to an embodiment of the present invention.
  • FIG. 4 is a cross-section of a chalcogenide memory according to an embodiment of the present invention.
  • FIGS. 5 a to 5 c are cross-sections showing the process flow of fabricating a multi-layer chalcogenide memory according to an embodiment of the present invention.
  • FIG. 3 h shows a cross-section of a chalcogenide memory according to an embodiment of the present invention.
  • Symbol 100 refers to a semiconductor substrate, and symbol 120 a conductive layer, for example, a polysilicon or tungsten word line.
  • a memory device including a first side electrode 200 , a second side electrode 300 , and a storage region 400 , is formed on the word line 120 .
  • a dielectric layer 160 is disposed on the word line 120 to isolate the word line 120 and storage region 400 .
  • the first side electrodes 200 and 300 can be made of metal, for example, a tungsten plug.
  • the storage region 400 is laterally disposed between the first and second side electrodes 200 and 300 .
  • the storage region 400 includes a first doped semiconductor region 220 , a second doped semiconductor region 320 , a layer of phase-changing material 520 , and an upper electrode 540 .
  • the first doped semiconductor region 220 is disposed laterally in contact with a sidewall of the first side electrode 200 . Also, the first doped semiconductor region 220 includes an N-type region 224 and a P-type region 226 to form a PN junction diode.
  • the second doped semiconductor region 320 is disposed laterally in contact with a sidewall of the second side electrode 300 . Also, the second doped semiconductor region 320 includes a P-type region 324 and an N-type region 326 to form a PN junction diode.
  • the layer of phase-changing material 520 is disposed laterally between and in contact with the first and second doped semiconductor regions 220 and 320 and can be a chalcogenide material.
  • the upper electrode 540 is disposed on the layer of phase-changing material 520 and can be metal.
  • An insulating layer 140 is disposed on sides of the first and second side electrodes 200 and 300 , between the first electrode 200 and chalcogenide layer 520 , and between the second electrode 300 and chalcogenide layer 520 , to prevent undesirable electrical contact.
  • FIGS. 3 a to 3 h illustrating the process flow of fabricating a chalcogenide memory according to an embodiment of the present invention.
  • a conductive layer 120 , a dielectric layer 160 , and a semiconductor layer 600 are sequentially formed on a semiconductor substrate 100 .
  • the semiconductor layer 600 can be a polysilicon layer.
  • the thickness of the semiconductor layer 600 is the thickness of the doped semiconductor regions 220 and 320 to be formed in the future (see FIG. 3 h ). This thickness will determine the contact area between the chalocogenide layer 520 and the electrodes 200 and 300 to be formed in the future (see FIG. 3 h ).
  • the semiconductor layer 600 can be formed as thin as possible, even below the photolithographic limit, for example, to a thickness of 10 ⁇ to 1500 ⁇ , preferably 100 ⁇ to 1000 ⁇ .
  • the smaller contact area between the chalcogenide layer and the electrodes can reduce the required energy input to the chalcogenide active region in operation.
  • the semiconductor layer 600 is selectively removed and then doped by implantation to form a doped semiconductor structure 601 including three doped semiconductor structures 224 , 326 and 210 .
  • an insulating layer 140 such as silicon oxide, is formed on the three doped semiconductor structures 224 , 326 and 210 and the dielectric layer 160 .
  • Chemical mechanical polishing (CMP) is performed to planarize the surface of the insulating layer 140 .
  • the insulating layer 140 is selectively removed downwardly to the underlying doped semiconductor structure 210 to expose the dielectric layer 160 and separate the doped semiconductor structure 601 into first and second doped semiconductor regions 220 and 320 .
  • a trench 500 and two doped semiconductor structures 226 and 324 are thus formed.
  • the first doped semiconductor region 220 includes the N-type structure 224 and P-type structure 226
  • the second doped semiconductor region 320 includes the N-type structure 326 and P-type structure 324 .
  • a chalcogenide layer 520 is formed in the trench 500 .
  • the chalcogenide layer 520 may be deposited using conventional thin film deposition methods and can have a thickness of 10 ⁇ to 1000 ⁇ .
  • the chalcogenide can be a composition including at least two of Se (selenium), Te (tellurium), Ge (germanium), and Sb (antimony).
  • the chalcogenide can be Te a Ge b Sb 100 ⁇ (a+b) , wherein a, b, and (100 ⁇ (a+b)) are in atomic percentages.
  • the range can be 23% ⁇ a ⁇ 70%, preferably 40% ⁇ a ⁇ 60%, most preferably 48% ⁇ a ⁇ 56%.
  • the atomic ratio of Ge, b can be in the range of 15% ⁇ b ⁇ 50%, preferably 17% ⁇ b ⁇ 44%. The remainder is Sb.
  • a conductive layer 540 such as a tungsten layer, is formed on the chalcogenide layer 520 , serving as an upper electrode.
  • the insulating layer 140 , the dielectric layer 160 and the doped semiconductor structures 224 and 326 are selectively removed to expose the sides of the two doped semiconductor structures 224 and 326 and the top surface of the polysilicon word line 120 , forming two openings 620 and 640 .
  • a conductive material such as tungsten is filled into the two openings 620 and 640 to form two conductive plugs 200 and 300 .
  • An important advantage of the present invention is that the contact area between the chalocogenide layer 520 and the side electrode 200 or 300 is controlled by the thickness of the diodes, i.e., the first and second doped semiconductor regions 220 or 320 .
  • the thickness of the diode 220 or 320 is the thickness of the polysilicon layer 600 (see FIG. 3 a ).
  • the polysilicon layer 600 can be formed to a very thin thickness, even below the photolithographic limit.
  • the contact area is reduced to a minimum dimension below the photolithographic limit. This can reduce the required energy input to the chalcogenide active region in operation.
  • FIG. 4 showing a cross-section of a chalcogenide memory according to an embodiment of the present invention.
  • the numerals in FIG. 3 h represent the same elements.
  • the structure of FIG. 4 is almost the same as that of FIG. 3 h, except that first and second doped semiconductor regions 260 and 360 are different.
  • the first and second doped semiconductor regions 260 and 360 are not diodes themselves. Rather, the junction between the first side electrode 200 and the first doped semiconductor region 260 forms a diode, and the junction between the second side electrode 300 and the second doped semiconductor region 360 forms a diode.
  • the first and second side electrodes 200 and 300 are n-doped polysilicon plugs, and the first and second doped semiconductor regions 260 and 360 are p-doped polysilicon. Thus, two PN junction diodes are formed.
  • the first and second side electrodes 200 and 300 are metal, such as tungsten plugs, and the first and second doped semiconductor regions 260 and 360 are n- or p-doped polysilicon. Thus, two Schottky diodes are formed.
  • FIG. 5 c shows a chalcogenide memory according to an embodiment of the present invention, in which three storage regions are stacked vertically.
  • Symbol 100 refers to a semiconductor substrate and symbol 120 a conductive layer.
  • the memory device includes a first side electrode 720 , a second side electrode 740 , and three levels of storage regions 400 a, 400 b, and 400 c, which are disposed between the first and second side electrodes 720 and 740 , stacked vertically, and separated from each other by dielectric layers 160 b and 160 c.
  • the first level of storage region 400 a is separated from the conductive layer 120 by a dielectric layer 160 a.
  • the storage regions 400 a, 400 b, and 400 c in FIG. 5 c have the same structures as the storage region 400 in FIG. 3 h, and redundant descriptions are omitted here.
  • the side electrodes 200 and 300 , diodes 220 and 320 , chalcogenide layer 520 , and upper electrode 540 are disposed laterally. Therefore, a single storage region 400 occupies a smaller vertical space compared with conventional chalcogenide memory.
  • many storage regions for example, three levels of storage regions 400 a, 400 b, and 400 c in FIG. 5 c, can be stacked vertically, while still occupying a small vertical space.
  • multiple bits can be stored in one cell and the memory has super high memory density. It can be seen in FIG. 5 c that six bits are stored in one cell.
  • the process for fabricating the chalcogenide memory of FIG. 5 c is similar to that for fabricating the chalcogenide memory of FIG. 3 h. Therefore, cross-sections illustrating the process flow of fabricating the chalcogenide memory of FIG. 5 c and detailed descriptions are omitted to avoid redundancy.
  • a first polysilicon layer 120 and a first dielectric layer 160 a are sequentially formed on a semiconductor substrate 100 .
  • a storage region 400 a is formed according to the same steps for forming the storage region 400 in FIG. 3 h.
  • a second dielectric layer 160 b, a second level of storage region 400 b, a third dielectric layer 160 c, and a third level of storage region 400 c are sequentially formed.
  • Symbol 140 refers to an insulating layer.
  • Symbols 221 a and 321 a refer to the first level of diodes, symbols 221 b and 321 b the second level of diodes, and symbols 221 c and 321 c the third level of diodes.
  • three levels of insulating layers 140 and three levels of dielectric layers 160 a, 160 b, and 160 c are selectively removed to expose the sides of three levels of diodes 221 a, 321 a, 221 b, 321 b, 221 c, and 321 c and the top surface of the conductive layer 120 , thus forming two openings 701 and 702 .
  • a conductive material such as tungsten, is filled into the two openings 701 and 702 to form two conductive plugs 720 and 740 .
  • the side electrode, diode, chalcogenide layer, and upper electrode are disposed laterally. Therefore, a single storage region occupies a smaller vertical space compared with conventional chalcogenide memory. Thus, many storage regions can be stacked vertically. Thus, multiple bits can be stored in one cell and the memory has super high memory density.
  • the contact area between the chalocogenide layer and electrode is controlled by the thickness of the diode.
  • the contact area is reduced to a minimum dimension below the photolithographic limit. This can reduce the required energy input to the chalcogenide active region in operation, thus providing an energy-saving chalcogenide memory.

Abstract

A memory device with multiple bits per cell. The memory device includes a side electrode; a doped semiconductor region disposed laterally in contact with a sidewall of the side electrode, such that the doped semiconductor region forms a diode, or the junction between the side electrode and the doped semiconductor region forms a diode; a layer of phase-changing material disposed laterally in contact with a sidewall of the doped semiconductor region, such that the doped semiconductor region is disposed between the layer of phase-changing material and the side electrode; and an upper electrode disposed on the layer of phase-changing material. Many storage regions can be stacked vertically, and multiple bits can be stored in one cell. Also, the contact area is reduced to a minimum dimension below the photolithographic limit.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a chalcogenide memory device, and more particularly to a chalcogenide memory device with multiple bits per cell. [0002]
  • 2. Description of the Prior Art [0003]
  • The use of chalcogenide material in memory devices is well known in the art. For example, Ovshinsky et al. in U.S. Pat. No. 5,296,716 disclose the use of chalcogenide materials and provide a discussion of the current theory of operation of chalcogenide materials. [0004]
  • Chalcogenide material can be electrically switched between amorphous and crystalline states and exhibits different electrical characteristics depending upon its state. For example, in its amorphous state, the material exhibits lower electrical conductivity than it does in its crystalline state. Because chalcogenide material retains its programmed state even after removal of the electrical stimulus, chalcogenide memories are non-volatile. As an added benefit, chalcogenide elements may be programmed into two or more states. Thus, chalcogenide-based memories may operate as traditional binary memories or as higher-based memories. [0005]
  • The operation of chalcogenide memory cells requires that a region of the chalcogenide memory material, called the chalcogenide active region, be subjected to a current pulse typically with a current density between about 10[0006] 5 to 107 amperes/cm2, to change the crystalline state of the chalcogenide material within the active region contained within a small pore. Referring to FIG. 1, this current density may be accomplished by first creating a small opening 1 in a dielectric material 2 which is itself deposited onto a lower electrode material 3. A second dielectric layer 4, typically of silicon nitride, is then deposited onto the dielectric layer 2 and into the opening 1. The chalcogenide material 5 is then deposited over the second dielectric material 4 and into the opening 1. An upper electrode material 6 is then deposited over the chalcogenide material 5. Carbon is a commonly used electrode material although other materials have also been used, for example, molybdenum and titanium nitride. A conductive path is then provided from the chalcogenide material 5 to the lower electrode material 3 by forming a pore 7 in the second dielectric layer 4 by the well known process of popping. Popping involves passing an initial high current pulse through the structure which passes through the chalcogenide material 5 and then provides dielectric breakdown of the second dielectric layer 4 thereby providing a conductive path via the pore 7 through the memory cell.
  • The energy input required to adjust the crystalline state of the chalcogenide active region of the memory cell is directly proportional to the lateral dimension of the pore. That is to say, smaller pore sizes result in smaller energy input requirement. Conventional chalcogenide memory cell fabrication techniques provide a minimum lateral pore dimension limited by the photolithographic size limit. This results in pore sizes having minimum lateral dimensions down to approximately 1 micron. [0007]
  • Many researchers have attempted to solve the above problem. For example, Gilgen in U.S. Pat. No. 6,147,395 provides a chalcogenide memory with a small contact area between the chalcogenide element and electrode. Referring to FIG. 2, the chalcogenide memory includes, from the bottom to top, a substrate [0008] 20, a lower electrode 22 with a frusto-conical tip 30, a chalcogenide layer 34 in contact with the frusto-conical tip 30, a carbon layer 35, an upper electrode 36, and an upper conductive grid interconnect 40. Symbol 32 refers to an insulating layer and symbol 38 an interlayer dielectric (ILD) layer. Since the lower electrode 22 has a frusto-conical tip 30, the contact area between the chalcogenide layer 34 and the lower electrode 22 is made small. The small contact area provides minimum dimensions below the photolithographic limit, thereby reducing the required energy input to the chalcogenide active region in operation.
  • However, the conventional chalcogenide memory can store only one bit on one cell, thus, the memory density is not sufficient. [0009]
  • SUMMARY OF THE INVENTION
  • An object of the present invention is to solve the above-mentioned problems and provide a chalcogenide memory with multiple bits per cell. In the chalcogenide memory of the present invention, the side electrode, diode, chalcogenide layer, and upper electrode are disposed laterally. Therefore, a single storage region occupies a smaller vertical space compared with conventional chalcogenide memory. Thus, according to the present invention, many storage regions can be stacked vertically. Thus, multiple bits can be stored in one cell and the memory has super high memory density. [0010]
  • Another object of the present invention is to provide an energy-saving chalcogenide memory. The contact area between the chalocogenide layer and electrode is controlled by the thickness of the diode. Thus, the contact area is reduced to a minimum dimension below the photolithographic limit. This can reduce the required energy input to the chalcogenide active region in operation. [0011]
  • To achieve the above object, according to a first aspect of the present invention, the memory device of the present invention includes a side electrode; a doped semiconductor region disposed laterally in contact with a sidewall of the side electrode, such that the doped semiconductor region forms a diode, or the junction between the side electrode and the doped semiconductor region forms a diode; a layer of phase-changing material disposed laterally in contact with a sidewall of the doped semiconductor region, such that the doped semiconductor region is disposed between the layer of phase-changing material and the side electrode; and an upper electrode disposed on the layer of phase-changing material. [0012]
  • When the doped semiconductor structure forms a diode, it can be a PN junction diode. The side electrode can be metal, such as a tungsten plug. [0013]
  • When the junction between the side electrode and the doped semiconductor region forms a diode, the side electrode can be doped polysilicon having a different conductive type from the doped semiconductor region to form a PN junction diode with the doped semiconductor region. The side electrode can be a doped polysilicon plug. Or, alternatively, the side electrode is metal, such as a tungsten plug, to form a Schottky diode with the doped semiconductor region. [0014]
  • According to a second aspect of the present invention, the memory device of the present invention includes a first side electrode; a second side electrode; and a storage region laterally disposed between the first and second side electrodes. [0015]
  • The storage region includes a first doped semiconductor region disposed laterally in contact with a sidewall of the first side electrode, such that the first doped semiconductor structure forms a diode, or the junction between the first side electrode and the first doped semiconductor region forms a diode; a second doped semiconductor region disposed laterally in contact with a sidewall of the second side electrode, such that the second doped semiconductor region forms a diode, or the junction between the second side electrode and the second doped semiconductor region forms a diode; a layer of phase-changing material disposed laterally between and in contact with the first and second doped semiconductor regions; and an upper electrode disposed on the layer of phase-changing material. [0016]
  • According to a third aspect of the present invention, the memory device of the present invention includes a first side electrode; a second side electrode; and a plurality of the storage regions disposed between the first and second side electrodes, stacked vertically, and separated from each other by a dielectric layer. [0017]
  • According to a fourth aspect of the present invention, there is provided a process for fabricating a memory device with multiple bits per cell. A conductive layer is formed on a semiconductor substrate. A dielectric layer is formed on the conductive layer. [0018]
  • Subsequently, a storage region is formed, including the following steps. A doped semiconductor structure is formed on the dielectric layer. An insulating layer is formed on the doped semiconductor structure and the dielectric layer. The insulating layer is selectively removed downwardly to the underlying doped semiconductor structure to expose the dielectric layer and to separate the doped semiconductor structure into two doped semiconductor regions, thus forming a trench. Next, a layer of phase-changing material is formed in the trench, and an upper electrode is formed on the layer of phase-changing material. The upper electrode and the layer of phase-changing material are planarized to stop on the insulating layer. [0019]
  • Subsequently, the above-mentioned steps of forming a dielectric layer and a storage region are repeated N times to form (N+1) levels of dielectric layers, doped semiconductor regions, insulating layers, layers of phase-changing material, and upper electrodes, wherein N is an integer equal to or greater than 0. [0020]
  • Subsequently, (N+1) levels of insulating layers and dielectric layers are selectively removed to expose the sides of the (N+1) levels of doped semiconductor regions and the top surface of the conductive layer, thus forming two openings. The two openings are filled with a conductive material to form two conductive plugs. In the memory device, each of the doped semiconductor regions forms a diode, or the junction between the conductive plug and the doped semiconductor region forms a diode.[0021]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention. [0022]
  • FIG. 1 is a cross-section of a conventional chalcogenide memory. [0023]
  • FIG. 2 is a cross-section of another conventional chalcogenide memory. [0024]
  • FIGS. 3[0025] a to 3 h are cross-sections showing the process flow of fabricating a chalcogenide memory according to an embodiment of the present invention.
  • FIG. 4 is a cross-section of a chalcogenide memory according to an embodiment of the present invention. [0026]
  • FIGS. 5[0027] a to 5 c are cross-sections showing the process flow of fabricating a multi-layer chalcogenide memory according to an embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIG. 3[0028] h shows a cross-section of a chalcogenide memory according to an embodiment of the present invention. Symbol 100 refers to a semiconductor substrate, and symbol 120 a conductive layer, for example, a polysilicon or tungsten word line. A memory device, including a first side electrode 200, a second side electrode 300, and a storage region 400, is formed on the word line 120. A dielectric layer 160 is disposed on the word line 120 to isolate the word line 120 and storage region 400.
  • The [0029] first side electrodes 200 and 300 can be made of metal, for example, a tungsten plug. The storage region 400 is laterally disposed between the first and second side electrodes 200 and 300. The storage region 400 includes a first doped semiconductor region 220, a second doped semiconductor region 320, a layer of phase-changing material 520, and an upper electrode 540.
  • The first doped [0030] semiconductor region 220 is disposed laterally in contact with a sidewall of the first side electrode 200. Also, the first doped semiconductor region 220 includes an N-type region 224 and a P-type region 226 to form a PN junction diode.
  • The second doped [0031] semiconductor region 320 is disposed laterally in contact with a sidewall of the second side electrode 300. Also, the second doped semiconductor region 320 includes a P-type region 324 and an N-type region 326 to form a PN junction diode.
  • The layer of phase-changing [0032] material 520 is disposed laterally between and in contact with the first and second doped semiconductor regions 220 and 320 and can be a chalcogenide material. The upper electrode 540 is disposed on the layer of phase-changing material 520 and can be metal. An insulating layer 140 is disposed on sides of the first and second side electrodes 200 and 300, between the first electrode 200 and chalcogenide layer 520, and between the second electrode 300 and chalcogenide layer 520, to prevent undesirable electrical contact.
  • Now, refer to FIGS. 3[0033] a to 3 h, illustrating the process flow of fabricating a chalcogenide memory according to an embodiment of the present invention.
  • Referring to FIG. 3[0034] a, a conductive layer 120, a dielectric layer 160, and a semiconductor layer 600 are sequentially formed on a semiconductor substrate 100. The semiconductor layer 600 can be a polysilicon layer. The thickness of the semiconductor layer 600 is the thickness of the doped semiconductor regions 220 and 320 to be formed in the future (see FIG. 3h). This thickness will determine the contact area between the chalocogenide layer 520 and the electrodes 200 and 300 to be formed in the future (see FIG. 3h). By means of conventional thin film deposition, such as chemical vapor deposition (CVD), the semiconductor layer 600 can be formed as thin as possible, even below the photolithographic limit, for example, to a thickness of 10 Å to 1500 Å, preferably 100 Å to 1000 Å. The smaller contact area between the chalcogenide layer and the electrodes can reduce the required energy input to the chalcogenide active region in operation.
  • Subsequently, referring to FIG. 3[0035] b, the semiconductor layer 600 is selectively removed and then doped by implantation to form a doped semiconductor structure 601 including three doped semiconductor structures 224, 326 and 210.
  • Subsequently, referring to FIG. 3[0036] c, an insulating layer 140, such as silicon oxide, is formed on the three doped semiconductor structures 224, 326 and 210 and the dielectric layer 160. Chemical mechanical polishing (CMP) is performed to planarize the surface of the insulating layer 140.
  • Subsequently, referring to FIG. 3[0037] d, the insulating layer 140 is selectively removed downwardly to the underlying doped semiconductor structure 210 to expose the dielectric layer 160 and separate the doped semiconductor structure 601 into first and second doped semiconductor regions 220 and 320. A trench 500 and two doped semiconductor structures 226 and 324 are thus formed. As shown in FIG. 3d, the first doped semiconductor region 220 includes the N-type structure 224 and P-type structure 226, and the second doped semiconductor region 320 includes the N-type structure 326 and P-type structure 324.
  • Subsequently, referring to FIG. 3[0038] e, a chalcogenide layer 520 is formed in the trench 500. The chalcogenide layer 520 may be deposited using conventional thin film deposition methods and can have a thickness of 10 Å to 1000 Å. The chalcogenide can be a composition including at least two of Se (selenium), Te (tellurium), Ge (germanium), and Sb (antimony). For example, the chalcogenide can be TeaGebSb100−(a+b), wherein a, b, and (100−(a+b)) are in atomic percentages. For the atomic ratio of Te, a, the range can be 23%≦a≦70%, preferably 40%≦a≦60%, most preferably 48%≦a≦56%. The atomic ratio of Ge, b, can be in the range of 15%≦b≦50%, preferably 17%≦b≦44%. The remainder is Sb. Next, a conductive layer 540, such as a tungsten layer, is formed on the chalcogenide layer 520, serving as an upper electrode.
  • Subsequently, referring to FIG. 3[0039] f, chemical mechanical polishing is performed to planarize the tungsten layer 540 and chalcogenide layer 520 to stop on the insulating layer 140.
  • Subsequently, referring to FIG. 3[0040] g, the insulating layer 140, the dielectric layer 160 and the doped semiconductor structures 224 and 326 are selectively removed to expose the sides of the two doped semiconductor structures 224 and 326 and the top surface of the polysilicon word line 120, forming two openings 620 and 640.
  • Subsequently, referring to FIG. 3[0041] h, a conductive material such as tungsten is filled into the two openings 620 and 640 to form two conductive plugs 200 and 300.
  • An important advantage of the present invention is that the contact area between the [0042] chalocogenide layer 520 and the side electrode 200 or 300 is controlled by the thickness of the diodes, i.e., the first and second doped semiconductor regions 220 or 320. The thickness of the diode 220 or 320 is the thickness of the polysilicon layer 600 (see FIG. 3a). And the polysilicon layer 600 can be formed to a very thin thickness, even below the photolithographic limit. Thus, the contact area is reduced to a minimum dimension below the photolithographic limit. This can reduce the required energy input to the chalcogenide active region in operation.
  • Refer to FIG. 4, showing a cross-section of a chalcogenide memory according to an embodiment of the present invention. The numerals in FIG. 3[0043] h represent the same elements. The structure of FIG. 4 is almost the same as that of FIG. 3h, except that first and second doped semiconductor regions 260 and 360 are different. In FIG. 4, the first and second doped semiconductor regions 260 and 360 are not diodes themselves. Rather, the junction between the first side electrode 200 and the first doped semiconductor region 260 forms a diode, and the junction between the second side electrode 300 and the second doped semiconductor region 360 forms a diode.
  • For example, the first and [0044] second side electrodes 200 and 300 are n-doped polysilicon plugs, and the first and second doped semiconductor regions 260 and 360 are p-doped polysilicon. Thus, two PN junction diodes are formed. Alternatively, the first and second side electrodes 200 and 300 are metal, such as tungsten plugs, and the first and second doped semiconductor regions 260 and 360 are n- or p-doped polysilicon. Thus, two Schottky diodes are formed.
  • Another important advantage of the present invention is that the storage regions can be stacked vertically. FIG. 5[0045] c shows a chalcogenide memory according to an embodiment of the present invention, in which three storage regions are stacked vertically. Symbol 100 refers to a semiconductor substrate and symbol 120 a conductive layer. The memory device includes a first side electrode 720, a second side electrode 740, and three levels of storage regions 400 a, 400 b, and 400 c, which are disposed between the first and second side electrodes 720 and 740, stacked vertically, and separated from each other by dielectric layers 160 b and 160 c. The first level of storage region 400 a is separated from the conductive layer 120 by a dielectric layer 160 a.
  • The [0046] storage regions 400 a, 400 b, and 400 c in FIG. 5c have the same structures as the storage region 400 in FIG. 3h, and redundant descriptions are omitted here. Referring back to FIG. 3h, for a single storage region 400, the side electrodes 200 and 300, diodes 220 and 320, chalcogenide layer 520, and upper electrode 540 are disposed laterally. Therefore, a single storage region 400 occupies a smaller vertical space compared with conventional chalcogenide memory. Thus, many storage regions, for example, three levels of storage regions 400 a, 400 b, and 400 c in FIG. 5c, can be stacked vertically, while still occupying a small vertical space. Thus, multiple bits can be stored in one cell and the memory has super high memory density. It can be seen in FIG. 5c that six bits are stored in one cell.
  • The process for fabricating the chalcogenide memory of FIG. 5[0047] c is similar to that for fabricating the chalcogenide memory of FIG. 3h. Therefore, cross-sections illustrating the process flow of fabricating the chalcogenide memory of FIG. 5c and detailed descriptions are omitted to avoid redundancy.
  • First, referring to FIG. 5[0048] a, a first polysilicon layer 120 and a first dielectric layer 160 a are sequentially formed on a semiconductor substrate 100. Next, a storage region 400 a is formed according to the same steps for forming the storage region 400 in FIG. 3h.
  • Subsequently, a [0049] second dielectric layer 160 b, a second level of storage region 400 b, a third dielectric layer 160 c, and a third level of storage region 400 c are sequentially formed. Symbol 140 refers to an insulating layer. Symbols 221 a and 321 a refer to the first level of diodes, symbols 221 b and 321 b the second level of diodes, and symbols 221 c and 321 c the third level of diodes.
  • Subsequently, referring to FIG. 5[0050] b, three levels of insulating layers 140 and three levels of dielectric layers 160a, 160 b, and 160 c are selectively removed to expose the sides of three levels of diodes 221 a, 321 a, 221 b, 321 b, 221 c, and 321 c and the top surface of the conductive layer 120, thus forming two openings 701 and 702.
  • Subsequently, referring to FIG. 5[0051] c, a conductive material, such as tungsten, is filled into the two openings 701 and 702 to form two conductive plugs 720 and 740.
  • In conclusion, in the chalcogenide memory of the present invention, the side electrode, diode, chalcogenide layer, and upper electrode are disposed laterally. Therefore, a single storage region occupies a smaller vertical space compared with conventional chalcogenide memory. Thus, many storage regions can be stacked vertically. Thus, multiple bits can be stored in one cell and the memory has super high memory density. [0052]
  • Moreover, the contact area between the chalocogenide layer and electrode is controlled by the thickness of the diode. Thus, the contact area is reduced to a minimum dimension below the photolithographic limit. This can reduce the required energy input to the chalcogenide active region in operation, thus providing an energy-saving chalcogenide memory. [0053]
  • The foregoing description of the preferred embodiments of this invention has been presented for purposes of illustration and description. Obvious modifications or variations are possible in light of the above teaching. The embodiments chosen and described provide an excellent illustration of the principles of this invention and its practical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the present invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled. [0054]

Claims (29)

What is claimed is:
1. A memory device with multiple bits per cell, comprising:
a side electrode;
a doped semiconductor region disposed laterally in contact with a sidewall of the side electrode, such that the doped semiconductor region forms a diode, or the junction between the side electrode and the doped semiconductor region forms a diode;
a layer of phase-changing material disposed laterally in contact with a sidewall of the doped semiconductor region, such that the doped semiconductor region is disposed between the layer of phase-changing material and the side electrode; and
an upper electrode disposed on the layer of phase-changing material.
2. The memory device as claimed in claim 1, wherein the doped semiconductor region forms a diode.
3. The memory device as claimed in claim 2, wherein the doped semiconductor region is a PN junction diode.
4. The memory device as claimed in claim 3, wherein the side electrode is metal.
5. The memory device as claimed in claim 4, wherein the side electrode is a tungsten plug.
6. The memory device as claimed in claim 1, wherein the junction between the side electrode and the doped semiconductor region forms a diode.
7. The memory device as claimed in claim 6, wherein the side electrode is doped polysilicon having a different conductive type from the doped semiconductor region to form a PN junction diode with the doped semiconductor region.
8. The memory device as claimed in claim 7, wherein the side electrode is a doped polysilicon plug.
9. The memory device as claimed in claim 6, wherein the side electrode is metal to form a Schottky diode with the doped semiconductor region.
10. The memory device as claimed in claim 9, wherein the side electrode is a tungsten plug.
11. The memory device as claimed in claim 1, wherein the phase-changing material is a chalcogenide material.
12. The memory device as claimed in claim 1, wherein the upper electrode is metal.
13. The memory device as claimed in claim 1, wherein the doped semiconductor region has a thickness of 10 Å to 1500 Å.
14. The memory device as claimed in claim 13, wherein the doped semiconductor region has a thickness of 100 521 to 1000 Å.
15. A memory device with multiple bits per cell, comprising:
a first side electrode;
a second side electrode; and
a storage region laterally disposed between the first and second side electrodes,
wherein the storage region includes:
a first doped semiconductor region disposed laterally in contact with a sidewall of the first side electrode, such that the first doped semiconductor region forms a diode, or the junction between the first side electrode and the first doped semiconductor region forms a diode;
a second doped semiconductor region disposed laterally in contact with a sidewall of the second side electrode, such that the second doped semiconductor region forms a diode, or the junction between the second side electrode and the second doped semiconductor region forms a diode;
a layer of phase-changing material disposed laterally between and in contact with the first and second doped semiconductor regions; and
an upper electrode disposed on the layer of phase-changing material.
16. The memory device as claimed in claim 15, wherein the memory device includes:
a first side electrode;
a second side electrode; and
a plurality of the storage regions disposed between the first and second side electrodes, stacked vertically, and separated from each other by a dielectric layer.
17. A process for fabricating a memory device with multiple bits per cell, comprising the following steps:
(a) forming a conductive layer on a semiconductor substrate;
(b) forming a dielectric layer on the conductive layer;
(c) forming a doped semiconductor structure on the dielectric layer;
(d) forming an insulating layer on the doped semiconductor structure and the dielectric layer;
(e) selectively removing the insulating layer downwardly to the underlying doped semiconductor structure to expose the dielectric layer and to separate the doped semiconductor structure into two doped semiconductor regions, thus forming a trench;
(f) forming a layer of phase-changing material in the trench;
(g) forming an upper electrode on the layer of phase-changing material;
(h) planarizing the upper electrode and the layer of phase-changing material to stop on the insulating layer;
(i) repeating steps (b) to (h) N times to form (N+1) levels of dielectric layers, doped semiconductor regions, insulating layers, layers of phase-changing material, and upper electrodes, wherein N is an integer equal to or greater than 0;
(j) selectively removing (N+1) levels of insulating layers and dielectric layers to expose the sides of the (N+1) levels of doped semiconductor regions and the top surface of the conductive layer, forming two openings; and
(k) filling the two openings with a conductive material to form two conductive plugs,
wherein each of the doped semiconductor regions forms a diode, or the junction between the conductive plug and the doped semiconductor region forms a diode.
18. The process as claimed in claim 17, wherein each of the doped semiconductor regions forms a diode.
19. The process as claimed in claim 18, wherein each of the doped semiconductor regions is a PN junction diode.
20. The process as claimed in claim 19, wherein the conductive plug is metal.
21. The process as claimed in claim 20, wherein the conductive plug is tungsten.
22. The process as claimed in claim 17, wherein the junction between the conductive plug and the doped semiconductor region forms a diode.
23. The process as claimed in claim 22, wherein the conductive plug is doped polysilicon having a different conductive type from the doped semiconductor region to form a PN junction diode.
24. The process as claimed in claim 22, wherein the conductive plug is metal to form a Schottky diode with the doped semiconductor region.
25. The process as claimed in claim 24, wherein the conductive plug is tungsten.
26. The process as claimed in claim 17, wherein the phase-changing material is a chalcogenide material.
27. The process as claimed in claim 17, wherein the upper electrode is metal.
28. The process as claimed in claim 17, wherein the doped semiconductor region has a thickness of 10 Å to 1500 521 .
29. The process as claimed in claim 28, wherein the doped semiconductor structure has a thickness of 100 Å to 1000 Å.
US10/600,530 2003-06-23 2003-06-23 Chalcogenide memory device with multiple bits per cell Expired - Lifetime US6838692B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/600,530 US6838692B1 (en) 2003-06-23 2003-06-23 Chalcogenide memory device with multiple bits per cell

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/600,530 US6838692B1 (en) 2003-06-23 2003-06-23 Chalcogenide memory device with multiple bits per cell

Publications (2)

Publication Number Publication Date
US20040256610A1 true US20040256610A1 (en) 2004-12-23
US6838692B1 US6838692B1 (en) 2005-01-04

Family

ID=33517778

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/600,530 Expired - Lifetime US6838692B1 (en) 2003-06-23 2003-06-23 Chalcogenide memory device with multiple bits per cell

Country Status (1)

Country Link
US (1) US6838692B1 (en)

Cited By (83)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040203183A1 (en) * 2003-04-12 2004-10-14 Cho Seong Mok Phase change memory element capable of low power operation and method of fabricating the same
US20070147105A1 (en) * 2005-11-28 2007-06-28 Macronix International Co., Ltd. Phase Change Memory Cell and Manufacturing Method
US20080123390A1 (en) * 2006-11-28 2008-05-29 Kim Won-Joo Non-volatile memory device and method of fabricating the same
US7440316B1 (en) 2007-04-30 2008-10-21 Super Talent Electronics, Inc 8/9 and 8/10-bit encoding to reduce peak surge currents when writing phase-change memory
US20080258126A1 (en) * 2007-04-17 2008-10-23 Macronix International Co., Ltd. Memory Cell Sidewall Contacting Side Electrode
US20080270811A1 (en) * 2007-04-26 2008-10-30 Super Talent Electronics Inc. Fast Suspend-Resume of Computer Motherboard Using Phase-Change Memory
US20080285334A1 (en) * 2007-05-15 2008-11-20 Super Talent Electronics Inc. Local bank write buffers for accelerating a phase-change memory
US20080298120A1 (en) * 2007-05-28 2008-12-04 Super Talent Electronics Inc. Peripheral Devices Using Phase-Change Memory
US20090020740A1 (en) * 2007-07-20 2009-01-22 Macronix International Co., Ltd. Resistive memory structure with buffer layer
DE102007045457A1 (en) * 2007-09-17 2009-03-19 Qimonda Ag Integrated circuits, methods of manufacturing an integrated circuit and memory modules
US20090101879A1 (en) * 2007-10-22 2009-04-23 Macronix International Co., Ltd. Method for Making Self Aligning Pillar Memory Cell Device
US20090154227A1 (en) * 2007-12-17 2009-06-18 Qimonda North America Corp. Integrated circuit including diode memory cells
US20090242865A1 (en) * 2008-03-31 2009-10-01 Macronix International Co., Ltd Memory array with diode driver and method for fabricating the same
US20090251944A1 (en) * 2008-04-07 2009-10-08 Macronix International Co., Ltd. Memory cell having improved mechanical stability
US20090279349A1 (en) * 2008-05-08 2009-11-12 Macronix International Co., Ltd. Phase change device having two or more substantial amorphous regions in high resistance state
US7643334B1 (en) 2007-04-26 2010-01-05 Super Talent Electronics, Inc. High-speed controller for phase-change memory peripheral device
US20100117049A1 (en) * 2008-11-07 2010-05-13 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions
US7719913B2 (en) 2008-09-12 2010-05-18 Macronix International Co., Ltd. Sensing circuit for PCRAM applications
US7741636B2 (en) 2006-01-09 2010-06-22 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US7749854B2 (en) 2006-12-06 2010-07-06 Macronix International Co., Ltd. Method for making a self-converged memory material element for memory cell
US20100181649A1 (en) * 2009-01-22 2010-07-22 Macronix International Co., Ltd. Polysilicon pillar bipolar transistor with self-aligned memory element
US7786460B2 (en) 2005-11-15 2010-08-31 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US7786461B2 (en) 2007-04-03 2010-08-31 Macronix International Co., Ltd. Memory structure with reduced-size memory element between memory material portions
US7785920B2 (en) 2006-07-12 2010-08-31 Macronix International Co., Ltd. Method for making a pillar-type phase change memory element
US7791057B2 (en) 2008-04-22 2010-09-07 Macronix International Co., Ltd. Memory cell having a buried phase change region and method for fabricating the same
US20100264396A1 (en) * 2009-04-20 2010-10-21 Macronix International Co., Ltd. Ring-shaped electrode and manufacturing method for same
US20100329905A1 (en) * 2008-12-02 2010-12-30 Williams Kevin R Permanent magnet direct drive mud pump
US7863655B2 (en) 2006-10-24 2011-01-04 Macronix International Co., Ltd. Phase change memory cells with dual access devices
US7869270B2 (en) 2008-12-29 2011-01-11 Macronix International Co., Ltd. Set algorithm for phase change memory cell
WO2011008650A1 (en) * 2009-07-13 2011-01-20 Seagate Technology Llc Schottky diode switch and memory units containing the same
US7889544B2 (en) 2004-04-05 2011-02-15 Super Talent Electronics, Inc. High-speed controller for phase-change memory peripheral device
US7894254B2 (en) 2009-07-15 2011-02-22 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US7897954B2 (en) 2008-10-10 2011-03-01 Macronix International Co., Ltd. Dielectric-sandwiched pillar memory device
US7903457B2 (en) 2008-08-19 2011-03-08 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US7902538B2 (en) 2005-11-28 2011-03-08 Macronix International Co., Ltd. Phase change memory cell with first and second transition temperature portions
US7903447B2 (en) 2006-12-13 2011-03-08 Macronix International Co., Ltd. Method, apparatus and computer program product for read before programming process on programmable resistive memory cell
US7910906B2 (en) 2006-10-04 2011-03-22 Macronix International Co., Ltd. Memory cell device with circumferentially-extending memory element
US7923285B2 (en) 2005-12-27 2011-04-12 Macronix International, Co. Ltd. Method for forming self-aligned thermal isolation cell for a variable resistance memory array
US7932506B2 (en) 2008-07-22 2011-04-26 Macronix International Co., Ltd. Fully self-aligned pore-type memory cell having diode access device
US7933139B2 (en) 2009-05-15 2011-04-26 Macronix International Co., Ltd. One-transistor, one-resistor, one-capacitor phase change memory
US7956344B2 (en) 2007-02-27 2011-06-07 Macronix International Co., Ltd. Memory cell with memory element contacting ring-shaped upper end of bottom electrode
US7968876B2 (en) 2009-05-22 2011-06-28 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US7972895B2 (en) 2007-02-02 2011-07-05 Macronix International Co., Ltd. Memory cell device with coplanar electrode surface and method
US7978509B2 (en) 2007-08-02 2011-07-12 Macronix International Co., Ltd. Phase change memory with dual word lines and source lines and method of operating same
US7993962B2 (en) 2005-11-15 2011-08-09 Macronix International Co., Ltd. I-shaped phase change memory cell
US8030635B2 (en) 2009-01-13 2011-10-04 Macronix International Co., Ltd. Polysilicon plug bipolar transistor for phase change memory
US8036014B2 (en) 2008-11-06 2011-10-11 Macronix International Co., Ltd. Phase change memory program method without over-reset
US8064248B2 (en) 2009-09-17 2011-11-22 Macronix International Co., Ltd. 2T2R-1T1R mix mode phase change memory array
US8062833B2 (en) 2005-12-30 2011-11-22 Macronix International Co., Ltd. Chalcogenide layer etching method
US8064247B2 (en) 2009-01-14 2011-11-22 Macronix International Co., Ltd. Rewritable memory device based on segregation/re-absorption
US8077505B2 (en) 2008-05-07 2011-12-13 Macronix International Co., Ltd. Bipolar switching of phase change device
US8084842B2 (en) 2008-03-25 2011-12-27 Macronix International Co., Ltd. Thermally stabilized electrode structure
US8089137B2 (en) 2009-01-07 2012-01-03 Macronix International Co., Ltd. Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method
US8097871B2 (en) 2009-04-30 2012-01-17 Macronix International Co., Ltd. Low operational current phase change memory structures
US8107283B2 (en) 2009-01-12 2012-01-31 Macronix International Co., Ltd. Method for setting PCRAM devices
US8110430B2 (en) 2005-11-21 2012-02-07 Macronix International Co., Ltd. Vacuum jacket for phase change memory element
US8110822B2 (en) 2009-07-15 2012-02-07 Macronix International Co., Ltd. Thermal protect PCRAM structure and methods for making
US8134857B2 (en) 2008-06-27 2012-03-13 Macronix International Co., Ltd. Methods for high speed reading operation of phase change memory and device employing same
US8158963B2 (en) 2006-01-09 2012-04-17 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US8158965B2 (en) 2008-02-05 2012-04-17 Macronix International Co., Ltd. Heating center PCRAM structure and methods for making
WO2012051159A1 (en) * 2010-10-15 2012-04-19 Sandisk 3D Llc Three dimensional horizontal diode non-volatile memory array and method of making thereof
US8173987B2 (en) 2009-04-27 2012-05-08 Macronix International Co., Ltd. Integrated circuit 3D phase change memory array and manufacturing method
US8178387B2 (en) 2009-10-23 2012-05-15 Macronix International Co., Ltd. Methods for reducing recrystallization time for a phase change material
US8178405B2 (en) 2006-12-28 2012-05-15 Macronix International Co., Ltd. Resistor random access memory cell device
US8198619B2 (en) 2009-07-15 2012-06-12 Macronix International Co., Ltd. Phase change memory cell structure
US8238149B2 (en) 2009-06-25 2012-08-07 Macronix International Co., Ltd. Methods and apparatus for reducing defect bits in phase change memory
US8310864B2 (en) 2010-06-15 2012-11-13 Macronix International Co., Ltd. Self-aligned bit line under word line memory array
US8324605B2 (en) 2008-10-02 2012-12-04 Macronix International Co., Ltd. Dielectric mesh isolated phase change structure for phase change memory
US8350316B2 (en) 2009-05-22 2013-01-08 Macronix International Co., Ltd. Phase change memory cells having vertical channel access transistor and memory plane
US8363463B2 (en) 2009-06-25 2013-01-29 Macronix International Co., Ltd. Phase change memory having one or more non-constant doping profiles
US8395935B2 (en) 2010-10-06 2013-03-12 Macronix International Co., Ltd. Cross-point self-aligned reduced cell size phase change memory
US8406033B2 (en) 2009-06-22 2013-03-26 Macronix International Co., Ltd. Memory device and method for sensing and fixing margin cells
US8415651B2 (en) 2008-06-12 2013-04-09 Macronix International Co., Ltd. Phase change memory cell having top and bottom sidewall contacts
US8467238B2 (en) 2010-11-15 2013-06-18 Macronix International Co., Ltd. Dynamic pulse operation for phase change memory
US8497705B2 (en) 2010-11-09 2013-07-30 Macronix International Co., Ltd. Phase change device for interconnection of programmable logic device
US8729521B2 (en) 2010-05-12 2014-05-20 Macronix International Co., Ltd. Self aligned fin-type programmable memory cell
US8809829B2 (en) 2009-06-15 2014-08-19 Macronix International Co., Ltd. Phase change memory having stabilized microstructure and manufacturing method
US8907316B2 (en) 2008-11-07 2014-12-09 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions
US8987700B2 (en) 2011-12-02 2015-03-24 Macronix International Co., Ltd. Thermally confined electrode for programmable resistance memory
US9336879B2 (en) 2014-01-24 2016-05-10 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
US9672906B2 (en) 2015-06-19 2017-06-06 Macronix International Co., Ltd. Phase change memory with inter-granular switching
US10311949B2 (en) * 2009-06-08 2019-06-04 Micron Technology, Inc. Memory and electronic devices with reduced operational energy in chalcogenide material

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4162566B2 (en) * 2003-10-10 2008-10-08 沖電気工業株式会社 Semiconductor device
US7138687B2 (en) * 2004-01-26 2006-11-21 Macronix International Co., Ltd. Thin film phase-change memory
KR100676204B1 (en) * 2005-08-25 2007-01-30 삼성전자주식회사 Memory cell transistor for eeprom
KR100655443B1 (en) * 2005-09-05 2006-12-08 삼성전자주식회사 Phase change random access memory and method of operating the same
US7615770B2 (en) * 2005-10-27 2009-11-10 Infineon Technologies Ag Integrated circuit having an insulated memory
US7973384B2 (en) * 2005-11-02 2011-07-05 Qimonda Ag Phase change memory cell including multiple phase change material portions
US7394088B2 (en) * 2005-11-15 2008-07-01 Macronix International Co., Ltd. Thermally contained/insulated phase change memory device and method (combined)
US7714315B2 (en) * 2006-02-07 2010-05-11 Qimonda North America Corp. Thermal isolation of phase change memory cells
US7773492B2 (en) * 2006-04-18 2010-08-10 Micron Technology, Inc. Method and apparatus providing high density data storage
US8084799B2 (en) * 2006-07-18 2011-12-27 Qimonda Ag Integrated circuit with memory having a step-like programming characteristic
US7688618B2 (en) * 2006-07-18 2010-03-30 Qimonda North America Corp. Integrated circuit having memory having a step-like programming characteristic
US20080019257A1 (en) * 2006-07-18 2008-01-24 Jan Boris Philipp Integrated circuit with resistivity changing material having a step-like programming characteristitic
TWI305042B (en) * 2006-08-16 2009-01-01 Ind Tech Res Inst Phase-change memory devices and methods for fabricating the same
US7888228B2 (en) * 2007-04-05 2011-02-15 Adesto Technology Corporation Method of manufacturing an integrated circuit, an integrated circuit, and a memory module
US20080272354A1 (en) * 2007-05-04 2008-11-06 Thomas Nirschl Phase change diode memory
US7745812B2 (en) * 2007-06-21 2010-06-29 Qimonda North America Corp. Integrated circuit including vertical diode
US7838860B2 (en) 2007-06-21 2010-11-23 Qimonda Ag Integrated circuit including vertical diode
US8563355B2 (en) * 2008-01-18 2013-10-22 Freescale Semiconductor, Inc. Method of making a phase change memory cell having a silicide heater in conjunction with a FinFET
US8043888B2 (en) 2008-01-18 2011-10-25 Freescale Semiconductor, Inc. Phase change memory cell with heater and method therefor
US8284596B2 (en) 2008-06-09 2012-10-09 Qimonda Ag Integrated circuit including an array of diodes coupled to a layer of resistance changing material
US8586960B2 (en) * 2008-06-19 2013-11-19 International Business Machines Corporation Integrated circuit including vertical diode
US7888668B2 (en) * 2008-07-17 2011-02-15 United Microelectronics Corp. Phase change memory
US20100019215A1 (en) * 2008-07-22 2010-01-28 Macronix International Co., Ltd. Mushroom type memory cell having self-aligned bottom electrode and diode access device
US9472281B1 (en) 2015-06-30 2016-10-18 HGST Netherlands B.V. Non-volatile memory with adjustable cell bit shape

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5166758A (en) * 1991-01-18 1992-11-24 Energy Conversion Devices, Inc. Electrically erasable phase change memory
US5296716A (en) * 1991-01-18 1994-03-22 Energy Conversion Devices, Inc. Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom
US5789758A (en) * 1995-06-07 1998-08-04 Micron Technology, Inc. Chalcogenide memory cell with a plurality of chalcogenide electrodes
US6114713A (en) * 1997-01-28 2000-09-05 Zahorik; Russell C. Integrated circuit memory cell having a small active area and method of forming same
US6147395A (en) * 1996-10-02 2000-11-14 Micron Technology, Inc. Method for fabricating a small area of contact between electrodes
US6189582B1 (en) * 1997-05-09 2001-02-20 Micron Technology, Inc. Small electrode for a chalcogenide switching device and method for fabricating same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5166758A (en) * 1991-01-18 1992-11-24 Energy Conversion Devices, Inc. Electrically erasable phase change memory
US5296716A (en) * 1991-01-18 1994-03-22 Energy Conversion Devices, Inc. Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom
US5789758A (en) * 1995-06-07 1998-08-04 Micron Technology, Inc. Chalcogenide memory cell with a plurality of chalcogenide electrodes
US6147395A (en) * 1996-10-02 2000-11-14 Micron Technology, Inc. Method for fabricating a small area of contact between electrodes
US6114713A (en) * 1997-01-28 2000-09-05 Zahorik; Russell C. Integrated circuit memory cell having a small active area and method of forming same
US6189582B1 (en) * 1997-05-09 2001-02-20 Micron Technology, Inc. Small electrode for a chalcogenide switching device and method for fabricating same

Cited By (122)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7026639B2 (en) * 2003-04-12 2006-04-11 Electronics And Telecommunications Research Institute Phase change memory element capable of low power operation and method of fabricating the same
US20040203183A1 (en) * 2003-04-12 2004-10-14 Cho Seong Mok Phase change memory element capable of low power operation and method of fabricating the same
US7889544B2 (en) 2004-04-05 2011-02-15 Super Talent Electronics, Inc. High-speed controller for phase-change memory peripheral device
US7993962B2 (en) 2005-11-15 2011-08-09 Macronix International Co., Ltd. I-shaped phase change memory cell
US8008114B2 (en) 2005-11-15 2011-08-30 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US7786460B2 (en) 2005-11-15 2010-08-31 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US8110430B2 (en) 2005-11-21 2012-02-07 Macronix International Co., Ltd. Vacuum jacket for phase change memory element
US7688619B2 (en) 2005-11-28 2010-03-30 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7929340B2 (en) 2005-11-28 2011-04-19 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7902538B2 (en) 2005-11-28 2011-03-08 Macronix International Co., Ltd. Phase change memory cell with first and second transition temperature portions
US20070147105A1 (en) * 2005-11-28 2007-06-28 Macronix International Co., Ltd. Phase Change Memory Cell and Manufacturing Method
US7923285B2 (en) 2005-12-27 2011-04-12 Macronix International, Co. Ltd. Method for forming self-aligned thermal isolation cell for a variable resistance memory array
US8062833B2 (en) 2005-12-30 2011-11-22 Macronix International Co., Ltd. Chalcogenide layer etching method
US8158963B2 (en) 2006-01-09 2012-04-17 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US8178388B2 (en) 2006-01-09 2012-05-15 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US7741636B2 (en) 2006-01-09 2010-06-22 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US7785920B2 (en) 2006-07-12 2010-08-31 Macronix International Co., Ltd. Method for making a pillar-type phase change memory element
US7910906B2 (en) 2006-10-04 2011-03-22 Macronix International Co., Ltd. Memory cell device with circumferentially-extending memory element
US8110456B2 (en) 2006-10-24 2012-02-07 Macronix International Co., Ltd. Method for making a self aligning memory device
US7863655B2 (en) 2006-10-24 2011-01-04 Macronix International Co., Ltd. Phase change memory cells with dual access devices
US20080123390A1 (en) * 2006-11-28 2008-05-29 Kim Won-Joo Non-volatile memory device and method of fabricating the same
KR101196392B1 (en) 2006-11-28 2012-11-02 삼성전자주식회사 Non-volatile Memory Device and method of fabricating the same
US7700935B2 (en) * 2006-11-28 2010-04-20 Samsung Electronics Co., Ltd. Non-volatile memory device and method of fabricating the same
US7749854B2 (en) 2006-12-06 2010-07-06 Macronix International Co., Ltd. Method for making a self-converged memory material element for memory cell
US7903447B2 (en) 2006-12-13 2011-03-08 Macronix International Co., Ltd. Method, apparatus and computer program product for read before programming process on programmable resistive memory cell
US8178405B2 (en) 2006-12-28 2012-05-15 Macronix International Co., Ltd. Resistor random access memory cell device
US7972895B2 (en) 2007-02-02 2011-07-05 Macronix International Co., Ltd. Memory cell device with coplanar electrode surface and method
US7956344B2 (en) 2007-02-27 2011-06-07 Macronix International Co., Ltd. Memory cell with memory element contacting ring-shaped upper end of bottom electrode
US7875493B2 (en) 2007-04-03 2011-01-25 Macronix International Co., Ltd. Memory structure with reduced-size memory element between memory material portions
US7786461B2 (en) 2007-04-03 2010-08-31 Macronix International Co., Ltd. Memory structure with reduced-size memory element between memory material portions
US20080258126A1 (en) * 2007-04-17 2008-10-23 Macronix International Co., Ltd. Memory Cell Sidewall Contacting Side Electrode
US20080270811A1 (en) * 2007-04-26 2008-10-30 Super Talent Electronics Inc. Fast Suspend-Resume of Computer Motherboard Using Phase-Change Memory
US7643334B1 (en) 2007-04-26 2010-01-05 Super Talent Electronics, Inc. High-speed controller for phase-change memory peripheral device
US20080266941A1 (en) * 2007-04-30 2008-10-30 Super Talent Electronics Inc. 8/9 and 8/10-bit encoding to reduce peak surge currents when writing phase-change memory
US7440316B1 (en) 2007-04-30 2008-10-21 Super Talent Electronics, Inc 8/9 and 8/10-bit encoding to reduce peak surge currents when writing phase-change memory
US7471556B2 (en) 2007-05-15 2008-12-30 Super Talent Electronics, Inc. Local bank write buffers for accelerating a phase-change memory
US20080285334A1 (en) * 2007-05-15 2008-11-20 Super Talent Electronics Inc. Local bank write buffers for accelerating a phase-change memory
US20080298120A1 (en) * 2007-05-28 2008-12-04 Super Talent Electronics Inc. Peripheral Devices Using Phase-Change Memory
US7966429B2 (en) 2007-05-28 2011-06-21 Super Talent Electronics, Inc. Peripheral devices using phase-change memory
US20090020740A1 (en) * 2007-07-20 2009-01-22 Macronix International Co., Ltd. Resistive memory structure with buffer layer
US7777215B2 (en) 2007-07-20 2010-08-17 Macronix International Co., Ltd. Resistive memory structure with buffer layer
US7943920B2 (en) 2007-07-20 2011-05-17 Macronix International Co., Ltd. Resistive memory structure with buffer layer
US7978509B2 (en) 2007-08-02 2011-07-12 Macronix International Co., Ltd. Phase change memory with dual word lines and source lines and method of operating same
US20090072217A1 (en) * 2007-09-17 2009-03-19 Ulrich Klostermann Integrated Circuits; Methods for Manufacturing an Integrated Circuit and Memory Module
DE102007045457A1 (en) * 2007-09-17 2009-03-19 Qimonda Ag Integrated circuits, methods of manufacturing an integrated circuit and memory modules
US7838861B2 (en) 2007-09-17 2010-11-23 Qimonda Ag Integrated circuits; methods for manufacturing an integrated circuit and memory module
US8222071B2 (en) 2007-10-22 2012-07-17 Macronix International Co., Ltd. Method for making self aligning pillar memory cell device
US7919766B2 (en) 2007-10-22 2011-04-05 Macronix International Co., Ltd. Method for making self aligning pillar memory cell device
US20090101879A1 (en) * 2007-10-22 2009-04-23 Macronix International Co., Ltd. Method for Making Self Aligning Pillar Memory Cell Device
US7869257B2 (en) 2007-12-17 2011-01-11 Qimonda Ag Integrated circuit including diode memory cells
US20090154227A1 (en) * 2007-12-17 2009-06-18 Qimonda North America Corp. Integrated circuit including diode memory cells
US8158965B2 (en) 2008-02-05 2012-04-17 Macronix International Co., Ltd. Heating center PCRAM structure and methods for making
US8084842B2 (en) 2008-03-25 2011-12-27 Macronix International Co., Ltd. Thermally stabilized electrode structure
US8030634B2 (en) 2008-03-31 2011-10-04 Macronix International Co., Ltd. Memory array with diode driver and method for fabricating the same
US20090242865A1 (en) * 2008-03-31 2009-10-01 Macronix International Co., Ltd Memory array with diode driver and method for fabricating the same
US20090251944A1 (en) * 2008-04-07 2009-10-08 Macronix International Co., Ltd. Memory cell having improved mechanical stability
US7825398B2 (en) 2008-04-07 2010-11-02 Macronix International Co., Ltd. Memory cell having improved mechanical stability
US7791057B2 (en) 2008-04-22 2010-09-07 Macronix International Co., Ltd. Memory cell having a buried phase change region and method for fabricating the same
US8077505B2 (en) 2008-05-07 2011-12-13 Macronix International Co., Ltd. Bipolar switching of phase change device
US20090279349A1 (en) * 2008-05-08 2009-11-12 Macronix International Co., Ltd. Phase change device having two or more substantial amorphous regions in high resistance state
US7701750B2 (en) 2008-05-08 2010-04-20 Macronix International Co., Ltd. Phase change device having two or more substantial amorphous regions in high resistance state
US8059449B2 (en) 2008-05-08 2011-11-15 Macronix International Co., Ltd. Phase change device having two or more substantial amorphous regions in high resistance state
US8415651B2 (en) 2008-06-12 2013-04-09 Macronix International Co., Ltd. Phase change memory cell having top and bottom sidewall contacts
US8134857B2 (en) 2008-06-27 2012-03-13 Macronix International Co., Ltd. Methods for high speed reading operation of phase change memory and device employing same
US7932506B2 (en) 2008-07-22 2011-04-26 Macronix International Co., Ltd. Fully self-aligned pore-type memory cell having diode access device
US8315088B2 (en) 2008-08-19 2012-11-20 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US7903457B2 (en) 2008-08-19 2011-03-08 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US7719913B2 (en) 2008-09-12 2010-05-18 Macronix International Co., Ltd. Sensing circuit for PCRAM applications
US8324605B2 (en) 2008-10-02 2012-12-04 Macronix International Co., Ltd. Dielectric mesh isolated phase change structure for phase change memory
US7897954B2 (en) 2008-10-10 2011-03-01 Macronix International Co., Ltd. Dielectric-sandwiched pillar memory device
US8036014B2 (en) 2008-11-06 2011-10-11 Macronix International Co., Ltd. Phase change memory program method without over-reset
US8664689B2 (en) 2008-11-07 2014-03-04 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions
US8907316B2 (en) 2008-11-07 2014-12-09 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions
US20100117049A1 (en) * 2008-11-07 2010-05-13 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions
US20100329905A1 (en) * 2008-12-02 2010-12-30 Williams Kevin R Permanent magnet direct drive mud pump
US7869270B2 (en) 2008-12-29 2011-01-11 Macronix International Co., Ltd. Set algorithm for phase change memory cell
US8094488B2 (en) 2008-12-29 2012-01-10 Macronix International Co., Ltd. Set algorithm for phase change memory cell
US8089137B2 (en) 2009-01-07 2012-01-03 Macronix International Co., Ltd. Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method
US8107283B2 (en) 2009-01-12 2012-01-31 Macronix International Co., Ltd. Method for setting PCRAM devices
US8237144B2 (en) 2009-01-13 2012-08-07 Macronix International Co., Ltd. Polysilicon plug bipolar transistor for phase change memory
US8030635B2 (en) 2009-01-13 2011-10-04 Macronix International Co., Ltd. Polysilicon plug bipolar transistor for phase change memory
US8064247B2 (en) 2009-01-14 2011-11-22 Macronix International Co., Ltd. Rewritable memory device based on segregation/re-absorption
US20100181649A1 (en) * 2009-01-22 2010-07-22 Macronix International Co., Ltd. Polysilicon pillar bipolar transistor with self-aligned memory element
US8933536B2 (en) 2009-01-22 2015-01-13 Macronix International Co., Ltd. Polysilicon pillar bipolar transistor with self-aligned memory element
US8084760B2 (en) 2009-04-20 2011-12-27 Macronix International Co., Ltd. Ring-shaped electrode and manufacturing method for same
US20100264396A1 (en) * 2009-04-20 2010-10-21 Macronix International Co., Ltd. Ring-shaped electrode and manufacturing method for same
US8173987B2 (en) 2009-04-27 2012-05-08 Macronix International Co., Ltd. Integrated circuit 3D phase change memory array and manufacturing method
US8916845B2 (en) 2009-04-30 2014-12-23 Macronix International Co., Ltd. Low operational current phase change memory structures
US8097871B2 (en) 2009-04-30 2012-01-17 Macronix International Co., Ltd. Low operational current phase change memory structures
US7933139B2 (en) 2009-05-15 2011-04-26 Macronix International Co., Ltd. One-transistor, one-resistor, one-capacitor phase change memory
US7968876B2 (en) 2009-05-22 2011-06-28 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US8350316B2 (en) 2009-05-22 2013-01-08 Macronix International Co., Ltd. Phase change memory cells having vertical channel access transistor and memory plane
US8624236B2 (en) 2009-05-22 2014-01-07 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US8313979B2 (en) 2009-05-22 2012-11-20 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US10311949B2 (en) * 2009-06-08 2019-06-04 Micron Technology, Inc. Memory and electronic devices with reduced operational energy in chalcogenide material
US8809829B2 (en) 2009-06-15 2014-08-19 Macronix International Co., Ltd. Phase change memory having stabilized microstructure and manufacturing method
US8406033B2 (en) 2009-06-22 2013-03-26 Macronix International Co., Ltd. Memory device and method for sensing and fixing margin cells
US8238149B2 (en) 2009-06-25 2012-08-07 Macronix International Co., Ltd. Methods and apparatus for reducing defect bits in phase change memory
US8363463B2 (en) 2009-06-25 2013-01-29 Macronix International Co., Ltd. Phase change memory having one or more non-constant doping profiles
US8288749B2 (en) 2009-07-13 2012-10-16 Seagate Technology Llc Schottky diode switch and memory units containing the same
WO2011008650A1 (en) * 2009-07-13 2011-01-20 Seagate Technology Llc Schottky diode switch and memory units containing the same
US8158964B2 (en) 2009-07-13 2012-04-17 Seagate Technology Llc Schottky diode switch and memory units containing the same
US8198181B1 (en) 2009-07-13 2012-06-12 Seagate Technology Llc Schottky diode switch and memory units containing the same
US7894254B2 (en) 2009-07-15 2011-02-22 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US8198619B2 (en) 2009-07-15 2012-06-12 Macronix International Co., Ltd. Phase change memory cell structure
US8110822B2 (en) 2009-07-15 2012-02-07 Macronix International Co., Ltd. Thermal protect PCRAM structure and methods for making
US8779408B2 (en) 2009-07-15 2014-07-15 Macronix International Co., Ltd. Phase change memory cell structure
US8228721B2 (en) 2009-07-15 2012-07-24 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US8064248B2 (en) 2009-09-17 2011-11-22 Macronix International Co., Ltd. 2T2R-1T1R mix mode phase change memory array
US8178387B2 (en) 2009-10-23 2012-05-15 Macronix International Co., Ltd. Methods for reducing recrystallization time for a phase change material
US8729521B2 (en) 2010-05-12 2014-05-20 Macronix International Co., Ltd. Self aligned fin-type programmable memory cell
US8853047B2 (en) 2010-05-12 2014-10-07 Macronix International Co., Ltd. Self aligned fin-type programmable memory cell
US8310864B2 (en) 2010-06-15 2012-11-13 Macronix International Co., Ltd. Self-aligned bit line under word line memory array
US8395935B2 (en) 2010-10-06 2013-03-12 Macronix International Co., Ltd. Cross-point self-aligned reduced cell size phase change memory
US8187932B2 (en) 2010-10-15 2012-05-29 Sandisk 3D Llc Three dimensional horizontal diode non-volatile memory array and method of making thereof
WO2012051159A1 (en) * 2010-10-15 2012-04-19 Sandisk 3D Llc Three dimensional horizontal diode non-volatile memory array and method of making thereof
US8497705B2 (en) 2010-11-09 2013-07-30 Macronix International Co., Ltd. Phase change device for interconnection of programmable logic device
US8467238B2 (en) 2010-11-15 2013-06-18 Macronix International Co., Ltd. Dynamic pulse operation for phase change memory
US8987700B2 (en) 2011-12-02 2015-03-24 Macronix International Co., Ltd. Thermally confined electrode for programmable resistance memory
US9336879B2 (en) 2014-01-24 2016-05-10 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
US9672906B2 (en) 2015-06-19 2017-06-06 Macronix International Co., Ltd. Phase change memory with inter-granular switching

Also Published As

Publication number Publication date
US6838692B1 (en) 2005-01-04

Similar Documents

Publication Publication Date Title
US6838692B1 (en) Chalcogenide memory device with multiple bits per cell
KR101477661B1 (en) Seam-free tungsten pattern using a tungsten regrowing and method for manufacturing the same
US7993962B2 (en) I-shaped phase change memory cell
US8089137B2 (en) Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method
US7220983B2 (en) Self-aligned small contact phase-change memory method and device
US8525290B2 (en) Method of forming memory cell access device
US7956358B2 (en) I-shaped phase change memory cell with thermal isolation
US7414258B2 (en) Spacer electrode small pin phase change memory RAM and manufacturing method
US7932506B2 (en) Fully self-aligned pore-type memory cell having diode access device
US7067837B2 (en) Phase-change memory devices
US10964752B2 (en) Three-dimensional memory device including laterally constricted current paths and methods of manufacturing the same
US7772067B2 (en) Methods of forming phase-changeable memory devices using growth-enhancing and growth-inhibiting layers for phase-changeable materials
US9608041B2 (en) Semiconductor memory device and method of manufacturing the same
US20090057645A1 (en) Memory element with improved contacts
US20080315359A1 (en) Integrated circuit including vertical diode
CN101552282A (en) Phase-change memory device and method of fabricating the same
US11043537B2 (en) Three-dimensional phase change memory device including vertically constricted current paths and methods of manufacturing the same
US20200220077A1 (en) Variable resistance memory devices, and methods of forming variable resistance memory devices
US11723221B2 (en) Three-dimensional semiconductor memory devices
US20210384427A1 (en) Three-dimensional semiconductor memory devices
US8254166B2 (en) Integrated circuit including doped semiconductor line having conductive cladding
TWI398974B (en) Integrated circuit device with single crystal silicon on silicide and manufacturing method
US10916584B2 (en) Semiconductor device including a data storage pattern and a method of manufacturing the same
KR20220082150A (en) Method of Variable resistance memory device
CN113330594A (en) Switching device with bidirectional drive characteristics and method of operating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: MACRONIX INTERNATIONAL CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LUNG, HSIANG-LAN;REEL/FRAME:014222/0960

Effective date: 20030520

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12