Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20040262747 A1
Publication typeApplication
Application numberUS 10/732,521
Publication dateDec 30, 2004
Filing dateDec 11, 2003
Priority dateJun 26, 2003
Also published asDE102004007978A1, US6844624
Publication number10732521, 732521, US 2004/0262747 A1, US 2004/262747 A1, US 20040262747 A1, US 20040262747A1, US 2004262747 A1, US 2004262747A1, US-A1-20040262747, US-A1-2004262747, US2004/0262747A1, US2004/262747A1, US20040262747 A1, US20040262747A1, US2004262747 A1, US2004262747A1
InventorsMasahide Kiritani
Original AssigneeRenesas Technology Corp.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Multichip module
US 20040262747 A1
Abstract
A selector has the first input terminal to which a test signal is given, the second input terminal connected to an output terminal of the first internal logic circuit, and an output terminal connected via a wiring to an input terminal of the second internal logic circuit. Another selector has an input terminal connected to the wiring, another input terminal connected to an output terminal of the second internal logic circuit, and an output terminal connected via another wiring to a signal input terminal of the second internal logic circuit. Each of the selectors selectively outputs a signal given to its first input terminal or a signal given to its second input terminal B based on a test mode signal.
Images(13)
Previous page
Next page
Claims(19)
What is claimed is:
1. A multichip module comprising a first chip, a second chip, and a first wiring and a second wiring each connecting said first chip and said second chip,
wherein said first chip comprises:
an internal circuit having an output terminal and an input terminal; and
a selector having a first input terminal, a second input terminal connected to said output terminal of said internal circuit of said first chip, and an output terminal selectively outputting a signal given to said first input terminal or a signal given to said second input terminal,
said second chip comprises:
an internal circuit having an output terminal and an input terminal; and
a selector having a first input terminal connected to said input terminal of said internal circuit of said second chip, a second input terminal connected to said output terminal of said internal circuit of said second chip, and an output terminal,
said output terminal of said selector of said first chip is connected via said first wiring to said input terminal of said internal circuit of said second chip,
said output terminal of said selector of said second chip is connected via said second wiring to said input terminal of said internal circuit of said first chip,
said selector of said second chip outputs the signal given to the first input terminal thereof to the output terminal thereof when said selector of said first chip outputs the signal given to the first input terminal thereof to the output terminal thereof, and
said selector of said second chip outputs the signal given to the second input terminal thereof to the output terminal thereof when said selector of said first chip outputs the signal given to the second input terminal thereof to the output terminal thereof.
2. The multichip module according to claim 1, further comprising a driver giving a test signal to said input terminal of said selector of said first chip.
3. The multichip module according to claim 1, wherein a test mode select signal for controlling operations of said selector of said first chip and said selector of said second chip is given to said first chip and to said second chip.
4. The multichip module according to claim 1, further comprising an inverter provided immediately in front of said first input terminal of said selector of said second chip.
5. The multichip module according to claim 4, further comprising a driver giving a test signal to said input terminal of said selector of said first chip.
6. The multichip module according to claim 4, wherein a test mode select signal for controlling operations of said selector of said first chip and said selector of said second chip is given to said first chip and to said second chip.
7. A multichip module comprising a first chip, a second chip, and a plurality of wirings each connecting said first chip and said second chip,
wherein said first chip comprises:
an internal circuit outputting an output signal group consisting of a plurality of output signals; and
an input buffer and an output buffer provided for each of said plurality of wirings,
said second chip comprises:
an input buffer and an output buffer provided for each of said plurality of wirings,
each of respective output buffers of said first chip operates under a power voltage obtained as a potential difference between a first power source and a second power source, has an output terminal connected to one end of a corresponding one of said plurality of wirings, and an input terminal to which either a corresponding one of said plurality of output signals or a test signal is given,
each of respective input buffers of said first chip has an input terminal connected to said one end of said corresponding one of said plurality of wirings,
each of respective output buffers of said second chip operates under a power voltage obtained as a potential difference between a third power source and a fourth power source, and has an output terminal connected to the other end of said corresponding one of said plurality of wirings and brought into a condition insulated from said output buffer of said second chip when said output buffer of said second chip is inactive,
each of respective input buffers of said second chip has an input terminal connected to the other end of said corresponding one of said plurality of wirings, and
a logic of only one test signal is different from logics of other test signals.
8. The multichip module according to claim 7, wherein an electric potential of said second power source is equal to an electric potential of said fourth power source, and an electric potential of said third power source approaches to an electric potential of said second power source than an electric potential of said first power source when said output buffer is inactive.
9. The multichip module according to claim 7, further comprising:
a plurality of shift registers provided for each of said plurality of wirings for sequentially transmitting said test signals, and
a selector for selectively supplying outputs of said plurality of shift registers or said output signal group to said input terminals of said plurality of output buffers of said first chip.
10. The multichip module according to claim 7, wherein said internal circuit outputs said test signal.
11. A multichip module comprising a first chip, a second chip, a plurality of first wirings for transmitting signals from said first chip to said second chip, and a plurality of second wirings for transmitting signals from said second chip to said first chip,
wherein said first chip comprises:
an internal circuit;
a first wiring group to which an output of said internal circuit of said first chip is given;
a second wiring group;
a demultiplexer which inputs a test signal and gives said test signal to any one wiring of said second wiring group of said first chip based on a control signal;
a selector for outputting a signal given to said first wiring group of said first chip or a signal given to said second wiring group of said first chip to said plurality of first wirings; and
a logic gate for executing a logical operation for the signals given to said plurality of second wirings,
said second chip comprises:
an internal circuit;
a logic gate for executing a logical operation for the signals given to said plurality of first wirings;
a first wiring group to which an output of said internal circuit of said second chip is given;
a second wiring group;
a demultiplexer which inputs an output of said logic gate of said second chip and gives said output of said logic gate of said second chip to any one wiring of said second wiring group of said second chip based on said control signal; and
a selector for outputting a signal given to said first wiring group of said second chip or a signal given to said second wiring group of said second chip to said plurality of second wirings,
said selector of said second chip outputs the signal given to said first wiring group of said second chip to said plurality of second wirings when said selector of said first chip outputs the signal given to said first wiring group of said first chip to said plurality of first wirings,
said selector of said second chip outputs the signal given to said second wiring group of said second chip to said plurality of second wirings when said selector of said first chip outputs the signal given to said second wiring group of said first chip to said plurality of first wirings, and
each of the logic gate of said first chip and the logic gate of said second chip checks whether or not their inputs agree with each other.
12. The multichip module according to claim 11, wherein a test mode select signal for controlling operations of said selector of said first chip and said selector of said second chip is given to said first chip and to said second chip.
13. A multichip module comprising a first chip, a second chip, a plurality of first wirings for transmitting signals from said first chip to said second chip, and a plurality of second wirings for transmitting signals from said second chip to said first chip,
wherein said first chip comprises:
an internal circuit;
a first wiring group to which an output of said internal circuit of said first chip is given;
a second wiring group consisting of a plurality of wirings to which a test signal is given;
a first selector for outputting a signal given to said first wiring group of said first chip or a signal given to said second wiring group of said first chip to said plurality of first wirings; and
a second selector for outputting any one of signals given to said plurality of second wirings,
said second chip comprises:
an internal circuit;
a first selector for outputting any one of signals given to said plurality of first wirings,
a first wiring group to which an output of said internal circuit of said second chip is given;
a second wiring group consisting of a plurality of wirings to which the output of said selector of said second chip is given; and
a second selector for outputting a signal given to said first wiring group of said second chip or a signal given to said second wiring group of said second chip to said plurality of second wirings,
said second selector of said second chip outputs the signal given to said first wiring group of said second chip to said plurality of second wirings when said first selector of said first chip outputs the signal given to said first wiring group of said first chip to said plurality of first wirings, and
said second selector of said second chip outputs the signal given to said second wiring group of said second chip to said plurality of second wirings when said first selector of said first chip outputs the signal given to said second wiring group of said first chip to said plurality of first wirings.
14. The multichip module according to claim 13, wherein a test mode select signal for controlling operations of said first selector of said first chip and said second selector of said second chip is given to said first chip and to said second chip.
15. The multichip module according to claim 13, wherein said first chip further comprises a shift register for inputting the output of said second selector of said first chip, and said second selector of said first chip outputs depending on an output of said shift register of said first chip.
16. The multichip module according to claim 13, wherein said second chip further comprises a shift register for inputting the output of said first selector of said second chip, and said first selector of said second chip outputs depending on an output of said shift register of said second chip.
17. The multichip module according to claim 13, further comprising a first inverter and a second inverter intervening in one wiring of said plurality of first wirings,
wherein said first inverter and said second inverter are provided in said first chip and said second chip respectively, and
said first selector of said second chip is connected via said second inverter to said one wiring.
18. The multichip module according to claim 13, further comprising a first inverter and a second inverter intervening in one wiring of said plurality of second wirings,
wherein said first inverter and said second inverter are provided in said second chip and said first chip respectively, and
said second selector of said first chip is connected via said second inverter to said one wiring.
19. The multichip module according to claim 17, further comprising a first inverter and a second inverter intervening in one wiring of said plurality of second wirings,
wherein said first inverter and said second inverter are provided in said second chip and said first chip respectively, and
said second selector of said first chip is connected via said second inverter to said one wiring of said plurality of said second wirings.
Description
BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a technique for checking quality of a wiring. More particularly, the present invention relates to a technique for checking quality of wirings connecting a plurality of chips which are, for example, incorporated in a single package.

[0003] 2. Description of the Background Art

[0004] There is a case that a plurality of semiconductor integrated circuit chips (hereinafter, simply referred to as “chips”) are incorporated into a single package. This package is, for example, referred to as a multichip module. For example, the multichip module can realize a SIP (System In a Package).

[0005] The multichip module has the wiring connecting the chips in the package. If any defectiveness is present in the wiring, the multichip module is a defective product regardless of quality of each chip.

[0006] Defectiveness of the wiring is detectable through a function test applied to all of the package. However, making clear the mutual relationship between function defectiveness and wiring defectiveness is not always easy. Furthermore, in some cases, producing a signal pattern used for detecting the wiring defectiveness may be difficult.

[0007] In view of the above, there is a conventional technique proposed for detecting the wiring defectiveness according to which an arbitrary signal is input from an input terminal group to the wiring and this signal is output via the wiring to an output terminal group. This kind of conventional technique is, for example, disclosed in the Japanese Patent Application Laid-open No. 2000-022072.

[0008] However, according to the technique disclosed in the above prior art document, transmission of the signal from the input terminal group to the output terminal group is parallel. Accordingly, numerous terminals are necessary to perform the quality test.

SUMMARY OF THE INVENTION

[0009] It is an object of the present invention to provide a technique for checking quality of a wiring according to which a serial test signal is used to decrease the number of terminals necessary for performing the wiring quality check.

[0010] The present invention provides a first multichip module including a first chip, a second chip, and a first wiring and a second wiring each connecting the first chip and the second chip.

[0011] The first chip includes an internal circuit and a selector. The internal circuit has an output terminal and an input terminal. The selector has a first input terminal, a second input terminal connected to the output terminal of the internal circuit of the first chip, and an output terminal selectively outputting a signal given to the first input terminal or a signal given to the second input terminal.

[0012] The second chip includes an internal circuit and a selector. The internal circuit has an output terminal and an input terminal. The selector has a first input terminal connected to the input terminal of the internal circuit of the second chip, a second input terminal connected to the output terminal of the internal circuit of the second chip, and an output terminal.

[0013] The output terminal of the selector of the first chip is connected via the first wiring to the input terminal of the internal circuit of the second chip. The output terminal of the selector of the second chip is connected via the second wiring to the input terminal of the internal circuit of the first chip.

[0014] The selector of the second chip outputs the signal given to the first input terminal thereof to the output terminal thereof when the selector of the first chip outputs the signal given to the first input terminal thereof to the output terminal thereof. The selector of the second chip outputs the signal given to the second input terminal thereof to the output terminal thereof when the selector of the first chip outputs the signal given to the second input terminal thereof to the output terminal thereof.

[0015] Each of the selectors of the first and second chips outputs the signal given to their second input terminals to their output terminals, to transmit and receive the signals between the first chip and the second chip. On the other hand, each of the selectors of the first and second chips can output the signal given to their first input terminals to their output terminals. In the latter case, a test signal is given to the first input terminal of the selector of the first chip to measure a detection signal from the second wiring in the first chip, thereby enabling detection of breakage failure occurring in the first wirings as well as in the second wirings. In this case, a serial signal can be used for performing the test and accordingly external connections necessary for the test signal is only two.

[0016] The present invention provides a second multichip module including a first chip, a second chip, and a plurality of wirings each connecting the first chip and the second chip.

[0017] The first chip includes an internal circuit and an input buffer and an output buffer. The internal circuit outputs an output signal group consisting of a plurality of output signals. The input buffer and the output buffer are provided for each of the plurality of wirings.

[0018] The second chip includes an input buffer and an output buffer provided for each of the plurality of wirings.

[0019] Each of respective output buffers of the first chip, having an output terminal and an input terminal, operates under a power voltage obtained as a potential difference between a first power source and a second power source. The output terminal is connected to one end of a corresponding one of the plurality of wirings. Either a corresponding one of the plurality of output signals or a test signal is given to the input terminal. Each of respective input buffers of the first chip has an input terminal connected to the one end of the corresponding one of the plurality of wirings.

[0020] Each of respective output buffers of the second chip, having an output terminal and an input terminal, operates under a power voltage obtained as a potential difference between a third power source and a fourth power source. The output terminal connected to the other end of the corresponding one of the plurality of wirings and brought into a condition insulated from the output buffer of the second chip when the output buffer of the second chip is inactive. Each of respective input buffers of the second chip has an input terminal connected to the other end of the corresponding one of the plurality of wirings.

[0021] And, the logic of only one test signal is different from logics of other test signals.

[0022] The output signal group is outputted from the output terminals of a plurality of output buffers of the first chip, and is transmitted via a plurality of wirings to a plurality of input buffers of the second chip. On the contrary, the signal can be transmitted from the output terminals of a plurality of output buffers of the second chip via a plurality of wirings to a plurality of input buffers of the first chip. Furthermore, a plurality of test signals can be outputted in parallel from the output terminals of the plurality of output buffers of the first chip. In this case, unless the wiring transmitting one test signal is broken, an electric potential of the third power source or the fourth power source fluctuates via a parasitic diode residing between this wiring and the third power source in response to bringing the output buffer of the second chip into an inactive condition. In an event that a short circuit is caused between the wiring transmitting one test signal and a wiring transmitting another test signal, increased current will flow between the first power source and the second power source. Therefore, it is possible to detect breakage failure or short-circuit failure in the plurality of wirings. In this case, the logic of only one test signal is different from logics of other test signals. Hence, it becomes possible to reduce the number of external connections even in a case the test signals are entered from the outside.

[0023] The present invention provides a third multichip module including a first chip, a second chip, a plurality of first wirings, and a plurality of second wirings.

[0024] Signals are transmitted from the first chip via the plurality of first wirings to the second chip. Signals are transmitted from the second chip via the plurality of second wirings to the first chip.

[0025] The first chip has an internal circuit, a first wiring group, a second wiring group, a demultiplexer, a selector, and a logic gate. An output of the internal circuit of the first chip is given to the first wiring group. The demultiplexer inputs a test signal and gives the test signal to any one wiring of the second wiring group of the first chip based on a control signal. The selector outputs a signal given to the first wiring group of the first chip or a signal given to the second wiring group of the first chip to the plurality of first wirings. The logic gate executes a logical operation for the signals given to the plurality of second wirings.

[0026] The second chip has an internal circuit, a first wiring group, a second wiring group, a demultiplexer, a selector, and a logic gate. The logic gate executes a logical operation for the signals given to the plurality of first wirings. An output of the internal circuit of the second chip is given to the first wiring group. The demultiplexer inputs an output of the logic gate of the second chip and gives the output of the logic gate of the second chip to any one wiring of the second wiring group of the second chip based on the control signal. The selector outputs a signal given to the first wiring group of the second chip or a signal given to the second wiring group of the second chip to the plurality of second wirings.

[0027] The selector of the second chip outputs the signal given to the first wiring group of the second chip to the plurality of second wirings when the selector of the first chip outputs the signal given to the first wiring group of the first chip to the plurality of first wirings. The selector of the second chip outputs the signal given to the second wiring group of the second chip to the plurality of second wirings when the selector of the first chip outputs the signal given to the second wiring group of the first chip to the plurality of first wirings. And, each of the logic gate of the first chip and the logic gate of the second chip checks whether or not their inputs agree with each other.

[0028] The selector of the first chip outputs the signal given to the first wiring group of the first chip to the plurality of first wirings. The selector of the second chip outputs the signal given to the first wiring group of the second chip to the plurality of second wirings. Accordingly, transmitting and receiving the signals between the first chip and the second chip is feasible. On the other hand, the selector of the first chip outputs the signal given to the second wiring group of the first chip to the plurality of first wirings. The selector of the second chip outputs the signal given to the second wiring group of the second chip to the plurality of second wirings. Accordingly, by comparing the output of the logic gate of the first chip with the test signal, it becomes possible to detect breakage failure occurring in the first wirings as well as in the second wirings. In this case, a serial signal can be used for performing the test and accordingly external connections necessary for the test signal is only two.

[0029] The present invention provides a fourth multichip module including a first chip, a second chip, a plurality of first wirings and a plurality of second wirings.

[0030] Signals are transmitted from the first chip via the plurality of first wirings to the second chip. Signals are transmitted from the second chip via the plurality of second wirings to the first chip.

[0031] The first chip has an internal circuit, a first wiring group, a second wiring group, a first selector, and a second selector. An output of the internal circuit of the first chip is given to the first wiring group. The second wiring group consists of a plurality of wirings to which a test signal is given.

[0032] The first selector outputs a signal given to the first wiring group of the first chip or a signal given to the second wiring group of the first chip to the plurality of first wirings. The second selector outputs any one of signals given to the plurality of second wirings.

[0033] The second chip has an internal circuit, a first wiring group, a second wiring group, a first selector, and a second selector. The first selector outputs any one of signals given to the plurality of first wirings. An output of the internal circuit of the second chip is given to the first wiring group. The second wiring group consists of a plurality of wirings to which the output of the selector of the second chip is given. The second selector outputs a signal given to the first wiring group of the second chip or a signal given to the second wiring group of the second chip to the plurality of second wirings.

[0034] The second selector of the second chip outputs the signal given to the first wiring group of the second chip to the plurality of second wirings when the first selector of the first chip outputs the signal given to the first wiring group of the first chip to the plurality of first wirings. The second selector of the second chip outputs the signal given to the second wiring group of the second chip to the plurality of second wirings when the first selector of the first chip outputs the signal given to the second wiring group of the first chip to the plurality of first wirings.

[0035] Accordingly, by letting the logic of the test signal make transition repetitively and comparing it with transition of the logic of the output of the second selector of the first chip, it becomes possible to detect breakage failure occurring in the first wirings as well as in the second wirings.

[0036] These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0037]FIG. 1 is a circuit diagram showing an example of test technique in accordance with a first embodiment of the present invention.

[0038]FIG. 2 is a circuit diagram showing an example of test technique in accordance with a second embodiment of the present invention.

[0039]FIG. 3 is a circuit diagram showing an example of test technique in accordance with a third embodiment of the present invention.

[0040]FIGS. 4 and 5 are circuit diagrams showing detailed arrangements of the third embodiment of the present invention.

[0041]FIG. 6 is a circuit diagram showing an example of test technique in accordance with a fourth embodiment of the present invention.

[0042]FIG. 7 is a circuit diagram showing an example of test technique in accordance with a fifth embodiment of the present invention.

[0043]FIG. 8 is a circuit diagram showing an example of test technique in accordance with a sixth embodiment of the present invention.

[0044]FIGS. 9 through 12 are circuit diagrams showing practical arrangements of a shift register and a selector.

DESCRIPTION OF THE PREFERRED EMBODIMENTS First Embodiment

[0045]FIG. 1 is a circuit diagram showing an example of test technique in accordance with a first embodiment of the present invention. Two chips 101 and 102 are provided in a module 100A. For example, the module 100A is realized as a single package.

[0046] The module 100A has wirings 31 a to 31 e and 32 a to 32 e provided between two chips 101 and 102 for connecting these chips 101 and 102. More specifically, signals directed from the chip 101 to the chip 102 are transmitted via the wirings 31 a to 31 e, while signals directed from the chip 102 to the chip 101 are transmitted via the wirings 32 a to 32 e.

[0047] The chip 101 includes an internal logic circuit 11 and selectors 12 a to 12 e. The chip 102 includes an internal logic circuit 21 and selectors 22 a to 22 e.

[0048] The internal logic circuit 11 has signal output terminals 13 a to 13 e and signal input terminals 14 a to 14 e. The internal logic circuit 21 has signal output terminals 23 a to 23 e and signal input terminals 24 a to 24 e.

[0049] The internal logic circuit 11 is connected to a power source Vdd1 giving a high electric potential and to a power source Vss1 giving a low electric potential (e.g., a ground potential). The internal logic circuit 11 operates under a power voltage obtained as a potential difference between these power sources Vdd1 and Vss1. On the other hand, the internal logic circuit 21 is connected to a power source Vdd2 giving a high electric potential and to a power source Vss2 giving a low electric potential (e.g., a ground potential). The internal logic circuit 21 operates under a power voltage obtained as a potential difference between these power sources Vdd2 and Vss2.

[0050] Each of the selectors 12 a to 12 e and 22 a to 22 e has a first input terminal A, a second input terminal B, an output terminal O, and a select terminal S.

[0051] Each of the selectors 12 a to 12 e and 22 a to 22 e selects a signal given to its input terminal A or a signal given to its second input terminal B in accordance with activeness/inactiveness of a signal given to its select terminal S and outputs the selected signal from its output terminal O. A test mode select signal TMS is commonly given to the select terminals S of respective selectors 12 a to 12 e and 22 a to 22 e.

[0052] Transmitting and receiving signals between the chips 101 and 102 is executed via the wirings 31 a to 31 e and 32 a to 32 e. In this signal transmitting and receiving operation, when the test mode select signal TMS is inactive, mutual input and output is feasible between the internal logic circuits 11 and 12. When the test mode select signal TMS is active, the test signal TDI is transmitted and received between the internal logic circuits 11 and 12 irrespective of input and output of the internal logic circuits 11 and 12.

[0053] Between the internal logic circuits 11 and 21, the selectors 12 a to 12 e and 22 a to 22 e are serially connected to corresponding wirings 31 a to 31 e and 32 a to 32 e via their second input terminals B and their output terminals O. More specifically, the second input terminal B of the selector 12 a is connected to the signal output terminal 13 a and its output terminal O is connected via the wiring 31 a to the input terminal 24 a. The second input terminal B of the selector 22 a is connected to the signal output terminal 23 a and its output terminal O is connected via the wiring 32 a to the signal input terminal 14 a. The second input terminal B of the selector 12 b is connected to the signal output terminal 13 b and its output terminal O is connected via the wiring 31 b to the input terminal 24 b. The second input terminal B of the selector 22 b is connected to the signal output terminal 23 b and its output terminal O is connected via the wiring 32 b to the signal input terminal 14 b. The second input terminal B of the selector 12 c is connected to the signal output terminal 13 c and its output terminal O is connected via the wiring 31 c to the input terminal 24 c. The second input terminal B of the selector 22 c is connected to the signal output terminal 23 c and its output terminal O is connected via the wiring 32 c to the signal input terminal 14 c. The second input terminal B of the selector 12 d is connected to the signal output terminal 13 d and its output terminal O is connected via the wiring 31 d to the input terminal 24 d. The second input terminal B of the selector 22 d is connected to the signal output terminal 23 d and its output terminal O is connected via the wiring 32 d to the signal input terminal 14 d. The second input terminal B of the selector 12 e is connected to the signal output terminal 13 e and its output terminal O is connected via the wiring 31 e to the input terminal 24 e. The second input terminal B of the selector 22 e is connected to the signal output terminal 23 e and its output terminal O is connected via the wiring 32 e to the signal input terminal 14 e.

[0054] The selectors 12 a to 12 e and 22 a to 22 e are serially connected with each other via their first input terminals A and output terminals O. More specifically, the output terminal O of the selector 12 a is connected via the wiring 31 a to the first input terminal A of the selector 22 a. The output terminal O of the selector 22 a is connected via the wiring 32 a to the first input terminal A of the selector 12 b. The output terminal O of the selector 12 b is connected via the wiring 31 b to the first input terminal A of the selector 22 b. The output terminal O of the selector 22 b is connected via the wiring 32 b to the first input terminal A of the selector 12 c. The output terminal O of the selector 12 c is connected via the wiring 31 c to the first input terminal A of the selector 22 c. The output terminal O of the selector 22 c is connected via the wiring 32 c to the first input terminal A of the selector 12 d. The output terminal O of the selector 12 d is connected via the wiring 31 d to the first input terminal A of the selector 22 d. The output terminal O of the selector 22 d is connected via the wiring 32 d to the first input terminal A of the selector 12 e. The output terminal O of the selector 12 e is connected via the wiring 31 e to the first input terminal A of the selector 22 e.

[0055] The test signal TDI is outputted from a driver 90 and is given to the first input terminal A of the selector 12 a. The driver 90 can be provided outside the chip 101 or inside the chip 101.

[0056] The module 100A, under the condition that the wirings 31 a to 31 e and 32 a to 32 e are normal, successively transmits the test signal TDI to the wirings 31 a, 32 a, 31 b, - - - , 32 d, 3le and 32 e in this order when the test mode select signal TMS is activated. Accordingly, it becomes possible to detect breakage failure occurring in respective wirings 31 a to 31 e and 32 a to 32 e by giving the serial test signal TDI to the chip 101 and measuring a detection signal TDO from the wiring 32 e in the chip 101.

[0057] Accordingly, when the module 100A is connected to an external device via the first input terminal A of the selector 12 a and the output terminal O of the selector 22 e, it becomes possible to check the quality of a plurality of wirings by using only two portions to be connected to the external device for the wiring quality test.

[0058] Furthermore, when the test mode select signal TMS is inactive, the signal output terminals 13 a to 13 e and 23 a to 23 e can transmit signals via the wirings 31 a to 31 e and 32 a to 32 to the signal input terminals 24 a to 24 e and 14 a to 14 e.

Second Embodiment

[0059]FIG. 2 is a circuit diagram showing an example of test technique in accordance with a second embodiment of the present invention. A module 100B is different from the module 100A shown in the first embodiment in that inverters 40 to 49 are additionally provided immediately in front of the first input terminals A of respective selectors 12 a to 12 e and 22 a to 22 e.

[0060] The module 100B, under the condition that the wirings 31 a to 31 e and 32 a to 32 e are normal, transmits an inverted signal TDI* of the test signal to the wirings 31 a to 31 e and transmits the test signal TDI to the wirings 32 a to 32 e when the test mode select signal TMS is activated.

[0061] According to this embodiment, like the above-described embodiment shown in FIG. 1, it is possible to detect breakage failure occurring in the wirings 31 a to 31 e and 32 a to 32 e by measuring the detection signal TDO.

[0062] Furthermore, it is possible to detect short-circuit failure occurring between the wirings 31 a to 31 e and the wirings 32 a to 31 e by detecting current consumed in the driver 90. When short circuit occurs between these wirings 31 a to 31 e and 32 a to 32 e, the current consumed in the driver 30 increases due to collision between the test signal TDI and the inverted signal TDI*.

[0063] A current measuring section 91 is an example of technique for measuring the current consumed in the driver 90. When the driver 90 is incorporated in the chip 101, it may be preferable to detect variation of the consumed current flowing between the power sources Vdd1 and Vss1.

Third Embodiment

[0064]FIG. 3 is a circuit diagram showing an example of test technique in accordance with a third embodiment of the present invention. Two chips 101 and 102 are provided in a module 100C. For example, the module 100C is realized as a single package.

[0065] The module 100C has wirings 33 a to 33 d provided between two chips 101 and 102 for connecting these chips 101 and 102. Mutual transmitting and receiving signals between the chip 101 and the chip 102 is performed via the wirings 33 a to 33 d.

[0066] The chip 101 includes an internal logic circuit 11, a shift register group 15, a selector 17, and input/output buffers 18 a to 18 d. The chip 102 includes an internal logic circuit 21 and input/output buffers 28 a to 28 d. The number of input/output buffers 18 a to 18 d is identical with the number of input/output buffers 28 a to 28 d.

[0067] The internal logic circuit 11 is connected to a power source Vdd1 giving a high electric potential and to a power source Vss1 giving a low electric potential (e.g., a ground potential). The internal logic circuit 11 operates under a power voltage obtained as a potential difference between these power sources Vdd1 and Vss1. On the other hand, the internal logic circuit 21 is connected to a power source Vdd2 giving a high electric potential and to a power source Vss2 giving a low electric potential (e.g., a ground potential). The internal logic circuit 21 operates under a power voltage obtained as a potential difference between these power sources Vdd2 and Vss2.

[0068]FIG. 4 is a circuit diagram showing a detailed arrangement of the shift register group 15, the selector 17, and input/output buffers 18 a to 18 d and 28 a to 28 d.

[0069] The shift register group 15 has shift registers 15 a to 15 d whose number (four, in this embodiment) is identical with the number of the input/output buffers 18 a to 18 d. The shift registers 15 a to 15 d are serially connected. The shift register 15 a inputs the test signal TDI from the outside of the module 100C. The test signal TDI is successively transmitted to the shift registers 15 b, 15 c, and 15 d.

[0070] For example, a logic “H” serving as the test signal TDI is once given to the shift register 15 a, and then a logic “L” is given. In response to this test signal, only one of the logics outputted from the shift registers 15 a to 15 d becomes “H” and the remainder becomes “L.” More specifically, a set of outputs outputted from the shift registers 15 a, 15 b, 15 c, and 15 d changes successively into “HLLL”, “LHLL”, “LLHL”, and “LLLH.”

[0071] The selector 17 inputs a parallel signal obtained from the shift registers 15 a to 15 d as one input and also inputs a parallel output signal group 16 b from the internal logic circuit 11 as the other input. The selector 17 switches the one input and the other input and outputs them. A plurality of output signals constituting the parallel output signal group 16 b is identical in number with the shift registers 15 a to 15 d.

[0072] The input/output buffers 18 a to 18 d receive the parallel output from the selector 17 and transmit it to the corresponding wirings 33 a to 33 d.

[0073] On the contrary, when a parallel signal is transmitted from the input/output buffers 28 a to 28 d via the wirings 33 a to 33 d to the input/output buffers 18 a to 18 d, it is possible to output this signal as a parallel input signal group 16 c to the internal logic circuit 11. Input/output control for the input/output buffers 18 a to 18 d can be performed by using a control signal 16 a (CNT) obtained from the internal logic circuit 11.

[0074] The selector 17 includes selectors 171 a to 171 d and 172 a to 172 d whose number is twice the number of shift registers 15 a to 15 d, i.e., twice the number of input/output buffers 18 a to 18 d. Each of the selectors 171 a to 171 d and 172 a to 172 d includes a first input terminal A, a second input terminal B, an output terminal O, and a select terminal S.

[0075] The outputs of shift registers 15 a to 15 d are given to the first input terminals A of selectors 171 a to 171 d, respectively. The signals contained in the parallel output signal group 16 b are given to their second input terminals B, respectively.

[0076] The test mode select signal TMS is commonly given to the first input terminals A of selectors 172 a to 172 d. The control signal 16 a is commonly given to their second input terminals B. The test mode select signal TMS is given to each select terminal S of the selectors 171 a to 171 d and 172 a to 172 d.

[0077] Each of the selectors 171 a to 171 d and 172 a to 172 d selects a signal given to its first input terminal A or a signal given to its second input terminal B in accordance with activeness/inactiveness of a signal given to its select terminal S and outputs a selected signal from its output terminal O.

[0078] Accordingly, when the test mode select signal TMS is active, the outputs of shift registers 15 a to 15 d are outputted from the output terminals O of selectors 171 a to irrespective of the parallel output signal group 16 b. The activated test mode select signal TMS is outputted from the output terminals O of selectors 172 a to 172 d irrespective of the control signal 16 a.

[0079] Furthermore, when the test mode select signal TMS is inactive, the parallel output signal group 16 b is output from the output terminals O of selectors 171 a to 171 dirrespective of the outputs of shift registers 15 a to 15 d. The control signal 16 a is outputted from the output terminals O of selectors 172 a to 172 d.

[0080]FIG. 5 is a circuit diagram showing a practical arrangement of the input/output buffers 18 a and 28 a. The input/output buffer 18 a has an output buffer 181 and an input buffer 182. The input/output buffer 28 a has an output buffer 281 and an input buffer 282. The output buffer 181 is connected to power sources Vdd1 and Vss1 and operates under a power voltage obtained as a potential difference between these power sources Vdd1 and Vss1. The output buffer 281 is connected to power sources Vdd2 and Vss2 and operates under a power voltage obtained as a potential difference between these power sources Vdd2 and Vss2.

[0081] The wiring 33 a has one end connected to the output terminal of output buffer 181 and also connected to the input terminal of input buffer 182 which are both located in the input/output buffer 18 a. The other end of wiring 33 a is connected to the output terminal of output buffer 281 and also connected to the input terminal of input buffer 282 which are both located in the input/output buffer 28 a.

[0082] Although not shown in the drawing, the input/output buffers 18 b to 18 d are identical in arrangement with the input/output buffer 18 a and the input/output buffers 28 b to 28 d are identical in arrangement with the input/output buffer 28 a. Each of the wirings 33 b to 33 d has one end connected to the output terminal of its output buffer and the input terminal of its input buffer which are both located in each of the input/output buffers 18 b to 18 d and the other end connected to the output terminal of its output buffer and the input terminal of its input buffer which are both located in each of the input/output buffers 28 b to 28 d.

[0083] Parasitic diodes 183 and 184 are present in the output buffer 181. The parasitic diode 183 has an anode connected to the output terminal of output buffer 181 and a cathode connected to the power source Vdd1. The parasitic diode 184 has a cathode connected to the output terminal of output buffer 181 and an anode connected to the power source Vss1.

[0084] Similarly, parasitic diodes 283 and 284 are present in the output buffer 281. The parasitic diode 283 has an anode connected to the output terminal of output buffer 281 and a cathode connected to the power source Vdd2. The parasitic diode 284 has a cathode connected to the output terminal of output buffer 281 and an anode connected to the power source Vss2.

[0085] An output obtained from the output terminal O of shift register 172 a is employed as a signal determining whether or not the output buffer 181 operates normally. An output obtained from the output terminal O of selector 171 a is employed as an input to the output buffer 181.

[0086] When the test mode select signal TMS is active, the output of shift register 15 a is outputted from the output terminal of output buffer 181. On the other hand, when the test mode select signal TMS is inactive and the control signal 16 a is active, one of the parallel output signals constituting the parallel output signal group 16 b and entering into the second input terminal B of selector 171 a is outputted from the output terminal of output buffer 181. When both of the test mode select signal TMS and the control signal 16 a are inactive, the output terminal of output buffer 181 is brought into an insulated condition (i.e., high-impedance condition) insulated from the output buffer 181.

[0087] Similarly, when the output buffer 281 is inactivated in response to a signal controlling activation/inactivation of output buffer 281 (i.e., a signal CNT given to the output buffer 281 in FIG. 5), the output terminal of output buffer 281 is brought into a high-impedance condition.

[0088] A test for checking quality of wirings is performed by activating the test mode select signal TMS, inactivating the output buffer 281, and setting the electric potential given by the power source Vdd2 to be sufficiently lower than the electric potential given by the power source Vdd1. For example, the latter is set to be higher than the former at least by a junction voltage of parasitic diode 283. For example, the electric potential given by the power source Vdd2 is equalized with the electric potential given by the power source Vss2.

[0089] Under the above-described settings, when the test signal TDI having a logic “H” is transmitted to the shift register 15 a, the parasitic diode 283 becomes conductive and allows a current to flow in the direction shown by an arrow in FIG. 5 unless no breakage failure occurs in the wiring 33 a because the output terminal of output buffer 281 has a very high impedance. Accordingly, measuring the electric potential of the power source Vdd2 makes it possible to detect the presence of breakage failure. When the electric potential of the power source Vdd2 shows rising, it is judged that no breakage failure is present. When the electric potential of the power source Vdd2 shows no rising, it is judged that a breakage failure is present.

[0090] Furthermore, the logic “L” is transmitted to the wirings 33 b to 33 d. Even when no breakage failure occurs in the wirings 33 b to 33 d, large current will flow in the output buffer 181 if a short-circuit failure is present in the wiring 33 a. Accordingly, detecting whether or not the current flowing in the output buffer 181 shows rising makes it possible to detect the presence or the absence of short-circuit failure.

[0091] For example, when the current flowing in the output buffer 181 increases, the current flowing from the outside of the module 100C to the power sources Vdd1 and Vss1 increases. Hence, it is possible to detect the short-circuit failure by measuring the current of the power sources Vdd1 and Vss1.

[0092] Similarly, when the test signal TDI having a logic “H” is transmitted to the shift registers 15 b, 15 c, and 15 d under the above-described test settings, it is possible to detect breakage failure or short-circuit failure of respective wirings 33 b, 33 c, and 33 d.

[0093] Contrary to the above-described embodiment, it is possible to once give a logic “L” serving as the test signal TDI to the shift register 15 a and later give “H.” In response to this test signal, only one of the logics outputted from the shift registers 15 a to 15 d becomes “L” and the remainder becomes “H.”

[0094] In this case, the electric potential given by the power source Vss2 is set to be sufficiently higher than the electric potential given by the power source Vss1. For example, its difference is set to be not smaller than the junction voltage of the parasitic diode 284. According to this setting, when the wiring 33 a is normal, falling of the electric potential of power source Vss2 is measured. When breakage failure occurs in the wiring 33 a, no such falling is measured. Furthermore, the short-circuit failure occurring between the wiring 33 a and the wirings 33 b to 33 d is also detectable by measuring the consumed current of the chip 101.

[0095] Accordingly, when the module 100C is connectable from its outside via the input portion of shift register 15 a and the input portion for the test signal TDI, it becomes possible to check the breakage failure and short-circuit failure of a plurality of wirings by using only two portions to be connected to the outside for the wiring quality test.

[0096] When the test mode select signal TMS is inactivated and the electric potentials of the power sources Vdd1, Vdd2, Vss1 and Vss2 are set to predetermined values, it is possible to transmit and receive signals between the chips 101 and 102 via the wirings 33 a to 33 d by using the input/output buffers 18 a to 18 d and 28 a to 28 d.

Fourth Embodiment

[0097]FIG. 6 is a circuit diagram showing an example of test technique in accordance with a fourth embodiment of the present invention. A module 100D is different from the module 100C shown in the third embodiment in that the shift register group 15 and the selector 17 are omitted.

[0098] During the test of wirings 33 a to 33 d, the internal logic circuit 11 changes the parallel output signals constituting the parallel output signal group 16 b for the test. More specifically, one of the parallel output signals is brought into logic “H” and the remainder is brought into logic “L.” The parallel output signals are successively replaced as a signal having logic “H.” Alternatively, one of the parallel output signals is brought into logic “L” and the remainder is brought into logic “H.” The parallel output signals are successively replaced as a signal having logic “L.”

[0099] In the fourth embodiment, like the third embodiment, it is possible to detect breakage failure or short-circuit failure of the wirings 33 a to 33 d by measuring the presence of electric potential variation of or consumed current increase between the power sources Vdd1 and Vss1.

[0100] Furthermore, according to this embodiment, it is unnecessary to input the test mode select signal TMS or the test signal TDI from the outside. It is accordingly unnecessary to increase the portions connected to the outside for the test.

Fifth Embodiment

[0101]FIG. 7 is a circuit diagram showing an example of test technique in accordance with a fifth embodiment of the present invention. Two chips 101 and 102 are provided in a module 100E. For example, the module 100E is realized as a single package.

[0102] The module 100E has wirings 311 to 314 and 321 to 323 provided between two chips 101 and 102 for connecting these chips 101 and 102. More specifically, signals directed from the chip 101 to the chip 102 are transmitted via the wirings 311 to 314, while signals directed from the chip 102 to the chip 101 are transmitted via the wirings 321 to 323.

[0103] The chip 101 includes an internal logic circuit 11, a demultiplexer 121, a selector 122, wirings 151 to 154 and 131 to 134, and an OR gate G1. The chip 102 includes an internal logic circuit 21, a demultiplexer 221, a selector 222, and wirings 251 to 253 and 231 to 233.

[0104] The internal logic circuit 11 is connected to a power source Vdd1 giving a high electric potential and to a power source Vss1 giving a low electric potential (e.g., a ground potential). The internal logic circuit 11 operates under a power voltage obtained as a potential difference between these power sources Vdd1 and Vss1. On the other hand, the internal logic circuit 21 is connected to a power source Vdd2 giving a high electric potential and to a power source Vss2 giving a low electric potential (e.g., a ground potential). The internal logic circuit 21 operates under a power voltage obtained as a potential difference between these power sources Vdd2 and Vss2.

[0105] The internal logic circuit 11 outputs signals to the wirings 131 to 134 and inputs signals from the wirings 321 to 323. The internal logic circuit 21 outputs signals to the wirings 231 to 233 and inputs signals from the wirings 311 to 314. The number of the wirings 311 to 314 needs not be identical with the number of the wirings 321 to 323.

[0106] The demultiplexer 121 transmits a test signal TDI to one of the wirings 151 to 154. Choice among the wirings 151 to 154 is determined based on a control signal CTL given to the demultiplexer 121. Signals given to the wirings 151 to 154 are entered as one input group to the selector 122. Signals given to the wirings 131 to 134 are entered as the other input group to the selector 122. The selector 122 selects either the one input group or the other input group and outputs the selected input group to the wirings 311 to 314.

[0107] The demultiplexer 221 transmits an output of gate G2 to one of the wirings 251 to 253. Choice among the wirings 251 to 253 is determined based on the control signal CTL given to the demultiplexer 221. Signals given to the wirings 251 to 253 are entered as one input group to the selector 222. Signals given to the wirings 231 to 233 are entered as the other input group to the selector 222. The selector 222 selects either the one input group or the other input group and outputs the selected input group to the wirings 321 to 323.

[0108] Choice between a pair of input groups entered into each of the selectors 122 and 222 is determined based on a test mode select signal TMS. When the test mode select signal TMS is inactive, each of the selectors 122 and 222 outputs the above-described other input group. Accordingly, the signals outputted from the internal logic circuit 11 to the wirings 131 to 134 are entered into the internal logic circuit 21 via the wirings 311 to 314. The signals outputted from the internal logic circuit 21 to the wirings 231 to 233 are entered into the internal logic circuit 11 via the wirings 321 to 323. As described above, when the test mode select signal TMS is inactive, the chips 101 and 102 execute transmitting and receiving the signals.

[0109] Furthermore, when the test mode select signal TMS is active, each of the selectors 122 and 222 outputs the above-described one input group. Accordingly, the signals outputted from the demultiplexer 121 to the wirings 151 to 154 are entered into the internal logic circuit 21 via the wirings 311 to 314. The signals outputted from the demultiplexer 221 to the wirings 251 to 253 are entered into the internal logic circuit 11 via the wirings 321 to 323. As apparent from the foregoing description, when the test mode select signal TMS is active, the chips 101 and 102 execute transmitting and receiving the signals based on the test signal TDI irrespective of the input/output of internal logic circuits 11 and 12.

[0110] The OR gate GI produces a logical sum of the signals given to the wirings 321 to 323 to output a detection signal TDO. The OR gate G2 outputs a logical sum of the signals given to the wirings 311 to 314 which is entered into the demultiplexer 221.

[0111] When the test mode select signal TMS is active, the test signal TDI is set to be logic “H.” The demultiplexer 121 transmits the test signal TDI to only one wiring, e.g., wiring 151, depending on the value of control signal CTL. In this case, logic “H” is given to the wiring 151 and logic “L” is given to each of the wirings 152 to 154.

[0112] In a case that no breakage failure occurs in the wiring 311, the signal outputted from the OR gate G2 becomes logic “H” and the test signal TDI is transmitted to the demultiplexer 221. However, in a case that breakage failure is present in the wiring 311, the signal outputted from the OR gate G2 becomes logic “L.”

[0113] In response to change of control signal CTL, the wiring through which the demultiplexer 121 transmits the test signal TDI is changed among the wirings 151 to 154. Accordingly, if any breakage failure is present in one of the wirings 311 to 314, the test signal TDI will not be transmitted to the demultiplexer 221 in case of selecting a certain control signal CTL.

[0114] The demultiplexer 221 transmits the output of OR gate G2 to only one wiring, e.g., wiring 251, depending on the value of control signal CTL. In this case, under the condition the output of OR gate G2 is logic “H”, logic “H” is given to the wiring 251 and logic “L” is given to the wirings 252 and 253.

[0115] In a case that no breakage failure occurs in the wiring 321, the signal outputted from the OR gate GI becomes logic “H.” Namely, the signal outputted from the OR gate G1 is obtained as the detection signal TDO which has the same logic “H” as that of the test signal TDI.

[0116] However, when any breakage failure is present in the wiring 321, the signal outputted from the OR gate GI becomes logic “L” even when the signal outputted from the OR gate G2 is logic “H.”

[0117] In response to change of control signal CTL, the wiring through which the demultiplexer 221 transmits the signal TDI outputted from the OR gate G2 is changed among the wirings 251 to 253. Accordingly, in the condition that breakage failure is present in one of the wirings 321 to 323, even if the signal outputted from the OR gate G2 is logic “H”, the detection signal TDO becomes logic “L” in case of selecting a certain control signal CTL. Thus, the logic of detection signal TDO disagrees with logic “H” of the test signal TDI.

[0118] As described above, in the case that breakage failure is present in at least one of the wirings 311 to 314 and 321 to 323, the detection signal TDO becomes logic “L” during successive changes of the control signal CTL under the condition that the test mode select signal TMS is activated and the test signal TDI is set to have logic “H.” Accordingly, it becomes possible to detect breakage failure occurring in at least one of the above-described wirings. In a case that no breakage failure is present in the wirings, the detection signal TDO becomes logic “H” regardless of the control signal CTL.

[0119] It is needless to say that the test signal TDI can be set to be logic “L” for failure detection. In this case, logic “H” is given to the wirings 151 to 154 and 251 to 253 except for two wirings being selected among them based on the control signal CTL. Each of the OR gates GI and G2 is replaced with AND gate. When breakage failure is present in at least one of the wirings 311 to 314 and 321 to 323, the detection signal TDO becomes logic “H.” When no breakage failure is present in the wirings 311 to 314 and 321 to 323, the detection signal TDO becomes logic “L.”

[0120] Namely, each of the logic gates G1 and G2 checks whether or not their inputs agree with each other. When their inputs agree with each other, it is possible to detect breakage failure occurred in wirings before reaching the each of the logic gates G1 and G2.

[0121] Like other embodiments, this embodiment requires only two portions to be connected to the outside for the test signal TDI used in the detection of breakage failure because a serial signal or a signal corresponding to a certain logic can be used as the test signal TDI.

[0122] According to this embodiment, it is possible to detect short-circuit failure occurring in the wirings 311 to 314. In an event that short circuit occurs between these wirings, an increased amount of current is consumed in the selector 122. This is detectable as electric potential variation of or consumed current increase between the power sources Vdd1 and Vss1. Furthermore, it is possible to detect short-circuit failure occurring in the wirings 321 to 323. In an event that short circuit occurs between these wirings, an increased amount of current is consumed in the selector 222. This is detectable as electric potential variation of or consumed current increase between the power sources Vdd2 and Vss2.

Sixth Embodiment

[0123]FIG. 8 is a circuit diagram showing an example of test technique in accordance with a sixth embodiment of the present invention. A module 100F is different from the module 100F shown in the embodiment 5 in that the demultiplexers 121 and 221 are omitted and inverters 401 to 406 are added, and further in that the OR gate G1 is replaced with a selector 124 and a shift register 125 and the OR gate G2 is replaced with a selector 224 and a shift register 225.

[0124] It is assumed in this embodiment that the wirings 311 to 314 are disposed in this order. The inverters 401 to 404 are alternately provided with respect to these wirings 311 to 314. More specifically, the inverters 401 and 402, being located in the chip 101, invert the signals outputted from the selector 122 and give the inverted signals to the wirings 312 and 314, respectively. The inverters 403 and 404, being located in the chip 102, invert the signals transmitted via the wirings 312 and 314, respectively, and give the inverted signals to the internal logic circuit 21. According to this arrangement, presence of the inverters 401 to 404 does not change the logic of the signals given from the selector 122 to the internal logic circuit 21.

[0125] Furthermore, it is assumed in this embodiment that the wirings 321 to 323 are disposed in this order. The inverters 405 and 406 are provided in the wiring 322. More specifically, the inverter 405, being located in the chip 102, inverts the signal outputted from the selector 222 and gives the inverted signal to the wiring 322. The inverter 406, being located in the chip 101, inverts the signal transmitted via the wiring 322 and gives the inverted signal to the internal logic circuit 11. According to this arrangement, presence of the inverters 405 and 406 does not change the logic of the signals given from the selector 222 to the internal logic circuit 11.

[0126] Like the OR gate G2 (refer to FIG. 7), the selector 224 inputs the signals given to the wirings 311 to 314. However, the selector 224 is connected to the wirings 312 and 314 through the inverters 403 and 404, respectively. Thus, the selector 224 inputs the outputs of inverters 403 and 404.

[0127] Like the OR gate G1 (refer to FIG. 7), the selector 124 inputs the signals given to the wirings 321 to 323. However, the inverter 406 interposes between the selector 124 and the wiring 322. Thus, the selector 124 inputs the output of inverter 406.

[0128] The test signal TDI is given to all of the wirings 151 to 154. Accordingly, each of the signals constituting one input group of selector 122 is the test signal TDI. The output of selector 224 is given to all of the wirings 251 to 253. Accordingly, each of the signals constituting one input group of selector 222 is the output of selector 224.

[0129] The shift register 225 inputs the output of selector 224. The output of selector 224 is selected from four inputs of selector 224 based on the output of the shift register 225.

[0130]FIG. 9 is a circuit diagram showing a practical arrangement of the shift register 225 and the selector 224. The shift register 225 has a clock terminal CL to which the output of selector 224 is given. Preferably, the output of selector 224 is given to the clock terminal CL of shift register 225 via a noise canceller 226.

[0131] The shift register 225 has a data input terminal DI which is directly connected to a data output terminal DO. In response to one-way transition of the logic of the signal given to the clock terminal CL, only one logic “H” and three logics “L” are outputted from the shift register 225 in such a manner that these logic outputs circulate among shift output terminals SA, SB, SC, and SD.

[0132] The selector 224 has AND gates 224 a to 224 d which are connected, via one of two input terminals thereof, to the shift output terminals SA, SB, SC, and SD of the shift register 225, respectively. The AND gates 224 a to 224 d are connected, via the other input terminal thereof, to the wirings 311 to 314, respectively. However, the other input terminal of AND gate 224 b is given the output of the inverter 403 (refer to FIG. 8). The other input terminal of AND gate 224 d is given the output of the inverter 404 (refer to FIG. 8).

[0133] The selector 224 further includes an OR gate 224 e which outputs a logical sum of the outputs of AND gates 224 a to 224 d. An output of OR gate 224 e is given as an output of selector 224 to the selector 222 as well as to the clock terminal CL of shift register 225.

[0134] The shift register 125 inputs the output of selector 124. The output of selector 124 is selected among three inputs of the selector 124 based on the output of shift register 125.

[0135]FIG. 10 is a circuit diagram showing a practical arrangement of the shift register 125 and the selector 124. The shift register 125 has a clock terminal CL to which the output of selector 124 is given. Preferably, the output of selector 124 is given to the clock terminal CL of shift register 125 via a noise canceller 126.

[0136] The shift register 125 has a data input terminal DI which is connected to a data output terminal DO. In response to one-way transition of the logic of the signal given to the clock terminal CL, only one logic “H” and two logics “L” are outputted from the shift register 125 in such a manner that these logic outputs circulate among shift output terminals SA, SB, and SC in this order.

[0137] The selector 124 has AND gates 124 a to 124 c which are connected, via one of two input terminals thereof, to the shift output terminals SA, SB, and SC of the shift register 125, respectively. The AND gates 124 a to 124 c are connected, via the other input terminal thereof, to the wirings 321 to 323, respectively. However, the other input terminal of AND gate 124 b is given the output of the inverter 406 (refer to FIG. 8).

[0138] The selector 124 further includes an OR gate 124 d which outputs a logical sum of the outputs of AND gates 124 a to 124 c. An output of OR gate 124 d is given as an output of selector 124 to the clock terminal CL of shift register 125. Furthermore, the output of OR gate 124 d serves as the detection signal TDO.

[0139] When the test mode select signal TMS is active, the test signal TDI is given to the other input terminals of respective AND gates 224 a to 224 d. When repetition of “H” and “L” is adopted as the logic of test signal TDI, output logic “H” is successively output from the shift output terminals SA to SD of shift register 225 in a circulation manner.

[0140] Similarly, when the test mode select signal TMS is active, the output of selector 224 is given to the other input terminals of respective AND gates 124 a to 124 c. When repetition of “H” and “L” is adopted as the logic of test signal TDI, output logic “H” is successively output from the shift output terminals SA to SC of shift register 125 in a circulation manner.

[0141] Under the condition that no breakage failure is present in the wirings 311 to 314, the output of selector 224 e agrees with the test signal TDI and accordingly has the same logics of “H” and “L” irrespective of which of the shift output terminals SA to SD of shift register 225 outputs logic “H”. Furthermore, under the condition that no breakage failure is present in the wirings 321 to 323, the output of selector 124 e agrees with the test signal TDI and accordingly has the same logics of “H” and “L” irrespective of which of the shift output terminals SA to SC of shift register 125 outputs logic “H”.

[0142] However, in the case that breakage failure is present for example in the wiring 312, the gate 224 b cannot output “H” even if logic “H” is outputted from the shift output terminal SB. Accordingly, the output of selector 224 e disagrees with the test signal TDI. Furthermore, even in a case that no breakage failure is present in the wirings 311 to 314, the detection signal TDO disagrees with the test signal TDI when breakage failure occurs in the wiring 322.

[0143] Accordingly, the presence of any breakage failure is detectable based on agreement or disagreement in a comparison between the transition of the logic of detection signal TDO and that of test signal TDI under the condition that transition of the logic of test signal TDI is repeated predetermined times (in this case, 12) equivalent to a least common multiple of the number of wirings 311 to 314 and the number of wirings 321 to 323.

[0144] Furthermore, providing the inverters 401 to 406 makes it possible to differentiate the logic of the signals transmitted via mutually adjacent wirings of the wirings 311 to 314 and 321 to 323. Accordingly, like the above-described third embodiment, the sixth embodiment can detect short-circuit failure occurring between adjacent wirings by measuring the presence of electric potential variation of or consumed current increase between the power sources Vdd1 and Vss1.

[0145] It is needless to say that the inverters 401 to 404 can be omitted in the case that detecting the short-circuit failure is unnecessary.

Seventh Embodiment

[0146]FIG. 11 is a circuit diagram showing another practical arrangement of the shift register 225 replaceable with that shown in the sixth embodiment. FIG. 12 is a circuit diagram showing another practical arrangement of the shift register 125 replaceable with that shown in the sixth embodiment.

[0147] Instead of the output of selector 224, the test mode signal TMS is entered into the clock terminal CL of shift register 225. Instead of the output of selector 124, the test mode signal TMS is entered into the clock terminal CL of shift register 125. Furthermore, a reset signal RESET is entered into a reset terminal RST of respective shift registers 125 and 225. The rest of the arrangement is similar to that of the sixth embodiment.

[0148] This embodiment uses transition of the logic of test mode signal TMS instead of using the transition of the logic of test signal TDI. First, the reset signal RESET is activated to output “H” from the shift output terminal SA of respective shift registers 125 and 225 and to output “L” from other shift output terminals. Then, in response to transition of the logic of test mode signal TMS, the shift output terminal producing “H” is successively changed among the shift output terminals SB, SC, SA,—in the shift register 124 and among the shift output terminals SB, SC, SD, SA,—in the shift register 224.

[0149] Accordingly, like the sixth embodiment, this embodiment can detect the presence of breakage failure based on agreement or disagreement in a comparison between the transition of the logic of detection signal TDO and that of test signal TDI.

[0150] While the invention has been shown and described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is therefore understood that numerous other modifications and variations can be devised without departing from the scope of the invention.

Classifications
U.S. Classification257/723
International ClassificationG01R31/3185, G01R31/28, H01L27/04, H01L21/822, H01L25/04
Cooperative ClassificationH01L2224/49175, G01R31/2818, G01R31/318505, G01R31/318513, H01L2224/48137, H01L2924/3011
European ClassificationG01R31/3185M5, G01R31/28B6, G01R31/3185M
Legal Events
DateCodeEventDescription
Jun 20, 2012FPAYFee payment
Year of fee payment: 8
Sep 1, 2010ASAssignment
Owner name: NEC ELECTRONICS CORPORATION, JAPAN
Free format text: MERGER;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:024915/0556
Effective date: 20100401
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN
Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:024915/0526
Effective date: 20100401
Jul 3, 2008FPAYFee payment
Year of fee payment: 4
Dec 11, 2003ASAssignment
Owner name: RENESAS TECHNOLOGY CORP., JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIRITANI, MASAHIDE;REEL/FRAME:014792/0432
Effective date: 20031126
Owner name: RENESAS TECHNOLOGY CORP. 4-1, MARUNOUCHI 2-CHOME,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIRITANI, MASAHIDE /AR;REEL/FRAME:014792/0432
Owner name: RENESAS TECHNOLOGY CORP. 4-1, MARUNOUCHI 2-CHOME,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIRITANI, MASAHIDE /AR;REEL/FRAME:014792/0432
Effective date: 20031126