Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050020192 A1
Publication typeApplication
Application numberUS 10/923,127
Publication dateJan 27, 2005
Filing dateAug 20, 2004
Priority dateAug 29, 2002
Also published asCN1678708A, CN100432178C, EP1532222A1, US7192335, US20040043705, WO2004020545A1
Publication number10923127, 923127, US 2005/0020192 A1, US 2005/020192 A1, US 20050020192 A1, US 20050020192A1, US 2005020192 A1, US 2005020192A1, US-A1-20050020192, US-A1-2005020192, US2005/0020192A1, US2005/020192A1, US20050020192 A1, US20050020192A1, US2005020192 A1, US2005020192A1
InventorsWhonchee Lee, Scott Meikle
Original AssigneeWhonchee Lee, Meikle Scott G.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method and apparatus for chemically, mechanically, and/or electrolytically removing material from microelectronic substrates
US 20050020192 A1
Abstract
Method and apparatus for chemically, mechanically and/or electrolytically removing material from microelectronic substrates. A polishing medium for removing material can include a liquid carrier, an electrolyte disposed in the liquid carrier, and abrasives disposed in the liquid carrier, with the abrasives forming up to about 1% of the polishing liquid by weight. The polishing medium can further include a chelating agent. An electrical current can be selectively applied to the microelectronic substrate via the polishing liquid, and a downforce applied to the microelectronic substrate can be selected based on the level of current applied electrolytically to the microelectronic substrate. The microelectronic substrate can undergo an electrolytic and nonelectrolytic processing on the same polishing pad, or can be moved from one polishing pad to another while being supported by a single substrate carrier.
Images(8)
Previous page
Next page
Claims(23)
1. A polishing medium for removing material from a microelectronic substrate, comprising a polishing liquid that includes:
a liquid carrier;
an electrolyte disposed in the liquid carrier and configured to transmit an electrical current between an electrode and the microelectronic substrate to electrolytically remove conductive material from the microelectronic substrate; and
abrasive elements disposed in the liquid carrier, wherein the abrasive elements form up to about 1% of the polishing liquid, by weight.
2. The polishing medium of claim 1 wherein the abrasive elements include colloidal abrasives that form up to about 0.5% of the polishing liquid, by weight.
3. The polishing medium of claim 1 wherein the abrasive elements include at least one of colloidal silica abrasives and colloidal alumina abrasives.
4. The polishing medium of claim 1, further comprising a polishing pad having a polishing surface, and wherein the liquid carrier, the electrolyte and the abrasive elements are disposed adjacent to the polishing surface.
5. The polishing medium of claim 1, further comprising a chelating agent disposed in the liquid carrier.
6. The polishing medium of claim 1, further comprising a chelating agent disposed in the liquid carrier, and wherein the chelating agent includes at least one of ammonia and chloride.
7. The polishing medium of claim 1 wherein the liquid carrier includes de-ionized water.
8. The polishing medium of claim 1 wherein the polishing liquid is acidic.
9. The polishing medium of claim 1 wherein the polishing liquid is alkaline.
10. The polishing medium of claim 1 wherein the electrolyte includes ammonium phosphate.
11. The polishing medium of claim 1 wherein the electrolyte includes ammonium sulfate.
12. The polishing medium of claim 1, further comprising a chelating agent disposed in the liquid carrier, and wherein the chelating agent includes ammonium hydroxide.
13. The polishing medium of claim 1, further comprising a chelating agent disposed in the liquid carrier, and wherein the chelating agent includes ammonium chloride.
14. The polishing medium of claim 1, further comprising a chelating agent disposed in the liquid carrier, and wherein the chelating agent is selected to bind with platinum ions.
15. The polishing medium of claim 1, further comprising a chelating agent disposed in the liquid carrier, and wherein the chelating agent is selected to bind with copper ions.
16. A polishing medium for removing material from a microelectronic substrate, comprising a polishing liquid that includes:
a liquid carrier;
an electrolyte disposed in the liquid carrier and configured to transmit an electrical current between an electrode and the microelectronic substrate to electrolytically remove a conductive material from the microelectronic substrate;
a chelating agent disposed in the liquid carrier and configured to bind with ions of the conductive material; and
abrasive elements disposed in the liquid carrier, wherein the abrasive elements form up to about 1% by weight of the polishing liquid.
17. The polishing medium of claim 16, further comprising a polishing pad having a polishing surface, and wherein the liquid carrier, the electrolyte, the chelating agent and the abrasive elements are disposed adjacent to the polishing surface.
18. The polishing medium of claim 16 wherein the abrasive elements form up to about 0.5% of the polishing liquid, by weight.
19. The polishing medium of claim 16 wherein the abrasive elements include at least one of colloidal silica abrasives and colloidal alumina abrasives.
20. The polishing medium of claim 16 wherein the chelating agent includes at least one of ammonia and chloride.
21. The polishing medium of claim 16 wherein the chelating agent is selected to bind with platinum ions.
22. The polishing medium of claim 16 wherein the chelating agent is selected to bind with copper ions.
23-83. (Cancelled)
Description
    CROSS-REFERENCE TO RELATED APPLICATIONS
  • [0001]
    This application is related to the following pending U.S. patent applications, all of which are incorporated herein by reference: Ser. No. 09/651,779 (Attorney Docket 10829.8515US), filed Aug. 30, 2000; Ser. No. 09/888,084 (Attorney Docket 10829.8515US01), filed Jun. 21, 2001; Ser. No. 09/887,767 (Attorney Docket 10829.8515US02), filed Jun. 21, 2001; and Ser. No. 09/888,002 (Attorney Docket 10829.8515US03), filed Jun. 21, 2001. This application is also related to the following U.S. patent applications, filed simultaneously herewith and incorporated herein by reference: U.S. Pat. No. ______ (Attorney Docket 10829.8515US06); U.S. Pat. No. ______ (Attorney Docket 10829.8515US07); U.S. Pat. No. ______ (Attorney Docket 10829.8515US08) and U.S. Pat. No. ______ (Attorney Docket 10829.8673US).
  • TECHNICAL FIELD
  • [0002]
    The present invention relates generally to methods and apparatuses for chemically, mechanically, and/or electrolytically removing materials from microelectronic substrates.
  • BACKGROUND
  • [0003]
    Microelectronic substrates and substrate assemblies typically include a semiconductor material having features, such as memory cells, that are linked with conductive lines. The conductive lines can be formed by first forming trenches or other recesses in the semiconductor material and then overlaying a conductive material (such as a metal) in the trenches. The conductive material is then selectively removed to leave conductive lines extending from one feature in the semiconductor material to another.
  • [0004]
    One technique for forming microelectronic features, such as capacitors, is to dispose the features in isolated containers within the microelectronic substrate. One typical process includes forming an aperture in a substrate material (such as borophosphosilicate glass or BPSG), coating the microelectronic substrate (including the walls of the aperture) first with a barrier layer and then with a conductive layer, and then overfilling the aperture with a generally nonconductive material, such as a photoresist material. The excess photoresist material, conductive layer material, and barrier layer material located external to the aperture are then removed using chemical-mechanical planarization or polishing (CMP). The capacitor is then disposed within the photoresist material in the aperture and coupled to other features of the microelectronic substrate with an overlying network of vias and lines.
  • [0005]
    One drawback with the foregoing container technique for forming capacitors is that during the CMP process, small particles of the conductive material removed from the conductive layer can become embedded in the photoresist material within the aperture. The embedded conductive material can cause short circuits and/or other defects in the capacitor that is subsequently formed in the aperture, causing the capacitor to fail. A further drawback is that high downforces are typically required during CMP processing to remove the conductive material external to the apertures. The high downforce can cause the conductive material adjacent to one aperture to smear into the conductive material of the adjacent aperture, which can in turn cause the adjacent containers to be short circuited to each other.
  • SUMMARY
  • [0006]
    The present invention is directed toward methods and apparatuses for chemically, mechanically, and/or electrolytically removing material from microelectronic substrates. A polishing medium in accordance with one aspect of the invention includes a polishing liquid having a liquid carrier and an electrolyte disposed in the liquid carrier. The electrolyte can transmit an electrical current between an electrode and the microelectronic substrate to electrolytically remove conductive material from the microelectronic substrate. The polishing liquid can further include abrasives (such as colloidal abrasives) disposed in the liquid carrier, with the abrasives forming up to about 1% of the polishing liquid by weight. The presence of the electrolyte in the polishing liquid can provide for electrolytic material removal at reduced downforce levels.
  • [0007]
    In a further aspect of the invention, the abrasives can form up to about 0.5% of the polishing liquid, by weight, and can include colloidal silica and/or colloidal alumina. The polishing liquid can further include a chelating agent, such as ammonium hydroxide and/or ammonium chloride.
  • [0008]
    A method in accordance with one aspect of the invention includes engaging a microelectronic substrate with a polishing surface of a polishing pad and disposing a polishing liquid adjacent to the polishing surface and the microelectronic substrate, with the polishing liquid including an electrolyte and up to about 1% abrasive particles by weight. The method can further include passing a variable electrical current through the polishing liquid to the microelectronic substrate from at least one electrode spaced apart from the microelectronic substrate, and moving at least one of the polishing pad and the microelectronic substrate relative to the other to remove material from the microelectronic substrate.
  • [0009]
    A method in accordance with another aspect of the invention includes contacting the microelectronic substrate with a polishing surface of a polishing pad, disposing an electrolytic liquid between the microelectronic substrate and the polishing surface of the polishing pad, and applying a force to at least one of microelectronic substrate and the polishing pad. The method can further include passing an electrical current through the electrolytic liquid between at least one electrode spaced apart from the microelectronic substrate and a conductive material of the microelectronic substrate, and selecting a level for one of the force and the electrical current based at least in part on a level for the other. At least part of the conductive material can then be removed from the microelectronic substrate by moving at least one of the microelectronic substrate and the polishing pad relative to the other.
  • [0010]
    In still a further aspect of the invention, a first portion of material can be removed from the microelectronic substrate by passing an electrical current between at least one electrode the microelectronic substrate, and a second portion of material can be removed from the microelectronic substrate without passing an electrical current through the conductive material. In a particular aspect of this method, the microelectronic substrate can be carried by the same carrier for electrolytic and nonelectrolytic processing. In another particular aspect of this method, the microelectronic substrate can be in contact with one polishing pad for electrolytic processing and another polishing pad for nonelectrolytic processing.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0011]
    FIGS. 1A-1E schematically illustrate a process for forming features in a microelectronic substrate in accordance with an embodiment of the invention.
  • [0012]
    FIGS. 2A-2B schematically illustrate a process for forming conductive features in a microelectronic substrate in accordance with another embodiment of the invention.
  • [0013]
    FIG. 3 is a partially schematic illustration of an apparatus for carrying out processes in accordance with embodiments of the invention.
  • [0014]
    FIG. 4 is a partially schematic, isometric view of a portion of the apparatus shown in FIG. 3 in accordance with an embodiment of the invention.
  • [0015]
    FIG. 5 is a partially schematic, side elevation view of an apparatus for processing a microelectronic substrate in accordance with another embodiment of the invention.
  • [0016]
    FIG. 6 schematically illustrates a waveform for electrolytically processing a microelectronic substrate in accordance with another embodiment of the invention.
  • DETAILED DESCRIPTION
  • [0017]
    One approach (developed by the assignee of the present application) for addressing some of the foregoing drawbacks associated with container processes is to replace the conventional soft materials used to fill the containers with a harder material. For example, conventional photoresist materials can be replaced with phosphosilicate glass (PSG) or spin-on glass (SOG), and can be disposed in platinum-lined containers. Further details of materials and processes in accordance with this approach are disclosed in U.S. patent application Ser. No. ______ (Attorney Docket 10829.8673US), previously incorporated herein by reference.
  • [0018]
    One challenge presented by the use of platinum-lined, PSG filled containers is that relatively high CMP downforces are required to remove the platinum external to the containers, which can cause the platinum to smear into the regions between adjacent containers, even if the platinum does not become embedded in the PSG. Another challenge is that existing polishing liquids tend not to remove platinum and PSG uniformly. Such polishing liquids include tetramethyl ammonium hydroxide (TMAH) in combination with colloidal slurry particles, such as Klebasol products available from Rodell, Inc. of Phoenix, Ariz. In some cases, these polishing liquids can leave high spots of PSG, causing an uneven topography that may not be suitable for supporting microelectronic devices in the containers, and may not provide a suitable, planar foundation for subsequent structures.
  • [0019]
    The following disclosure describes methods and apparatuses for overcoming the foregoing potential drawbacks. Many specific details of certain embodiments of the invention are set forth in the following description and in FIGS. 1A-6 to provide a thorough understanding of these embodiments. One skilled in the art, however, will understand that the present invention may have additional embodiments and that the invention may be practiced without several of the details described below.
  • [0020]
    FIG. 1A is a partially schematic illustration of a microelectronic substrate 110 positioned for processing in accordance with an embodiment of the invention. In one aspect of this embodiment, the microelectronic substrate 110 includes a substrate material 111. This substrate material 111 can include borophososilicate glass (BPSG), tetraethyl orthosilicate (TEOS), undoped silicon dioxide or other suitable materials. In any of these embodiments, one or more apertures 112 (two of which are shown in FIG. 1A) can be formed in a substrate material plane 113 of the substrate material 111, using conventional techniques such as patterned etching. In one embodiment, the apertures 112 can be used to form container devices (such as capacitors) and in other embodiments, the apertures 112 can include trenches or holes for forming lines or vias. In one embodiment, the apertures 112 have a relatively high aspect ratio (i.e., depth-to-width ratio). For example, in one particular embodiment, the apertures 112 can have an aspect ratio of about 4:1 or more, and in other embodiments, the apertures 112 can have other aspect ratios. In any of these embodiments, an underlayer 114 (such as a tantalum or tantalum oxide layer) is disposed on the substrate material plane 113 and adjacent to the wails of the apertures 112. The underlayer 114 can be disposed on the microelectronic substrate 110 using conventional techniques, such as physical vapor deposition (PVD) or chemical vapor deposition (CVD). In one aspect of this embodiment, the underlayer 114 can form a barrier layer and in other embodiments, the underlayer 114 can perform other functions, such as promoting adhesion of subsequently deposited materials onto the walls of the apertures 112.
  • [0021]
    A layer of conductive material 115 can then be disposed on the underlayer 114. In one embodiment, the conductive material 115 can include platinum, and in other embodiments, the conductive material 115 can include other electrically conductive constituents, such as copper, or refractory metals, such as tantalum, tungsten and/or their nitrides. Platinum may be particularly suitable for apertures 112 having high aspect ratios, such as aspect ratios of approximately 4:1.
  • [0022]
    A fill material 117 can then be disposed on the conductive material 115. The fill material 117 can include subplane portions 118 (positioned beneath the substrate plane 113 in the apertures 112) and a first external portion 119 that extends outwardly away from the substrate material plane 113, external to the apertures 112. The first external portion 119 can be disposed on a second external portion 120 defined by the part of the conductive material 115 located external to the apertures 112 and beyond the substrate material plane 113. In one embodiment, the fill material 117 can include a relatively hard, generally nonconductive substance, such as PSG. In a specific aspect of this embodiment, the fill material 117 can include PSG having 6% phosphorous. In other embodiments, the fill material 117 can include other relatively hard PSG or non-PSG materials, such as SOG. In any of these embodiments, the fill material can have a hardness greater than that of a typical photoresist material. Accordingly, in one particular embodiment, the fill material 117 can have a hardness of about 0.04 GPa or higher. In a particular embodiment in which the fill material 117 includes 6% phosphorous PSG, the fill material 117 can have a hardness of about 6.5 GPa or higher.
  • [0023]
    The first external portion 119 of the fill material 117 can be removed (as shown in FIG. 1B) so that the remaining fill material 117 is flush with the conductive material 115. In one aspect of this embodiment, conventional CMP techniques and slurries can be used to remove the first projection 119. Accordingly, the fill material 117 can be removed with a polishing pad 183 and a polishing liquid 189 disposed adjacent to the polishing pad 183 and the microelectronic substrate 110. Further details of apparatuses for removing the first projection 119 are described below with reference to FIGS. 3-6.
  • [0024]
    FIG. 1C is a schematic illustration of the microelectronic substrate 110 after the second external portion 120 (FIG. 1B) of the conductive material 115 has been removed, along with an adjacent portion of the fill material 117. Accordingly, both the fill material 117 and the conductive material 115 can be flush with the underlayer 114 at the conclusion of this process portion. The fill material 117 and conductive material 115 removed during this portion of the process can be removed using electrochemical-mechanical polishing (ECMP) techniques and an apparatus generally similar to that described in greater detail below with reference to FIGS. 3-6.
  • [0025]
    In one aspect of this embodiment, a polishing liquid 189 a is positioned in contact with the microelectronic substrate 110 and is selected to include constituents that simultaneously remove both the fill material 117 and the conductive material 115. For example, the polishing liquid can include an electrolyte to conduct electrical current to the conductive material 115 for electrolytically removing the conductive material 115. The polishing liquid 189 a can also include metal chelating agents that bind with metal ions removed from the microelectronic substrate 110 and accordingly aid in the removal of these ions. The polishing liquid 189 a can still further include abrasive particles which can effectively increase the mechanical contact between the microelectronic workpiece 110 and the polishing pad 183.
  • [0026]
    One example of a polishing liquid 189 a having the characteristics described above is a solution that has a pH of about 10 and includes 1.0 molar ammonium phosphate ((NH4)2HPO4) and 0.75 molar ammonium hydroxide (NH4OH). The ammonium phosphate can provide the polishing liquid with electrolytic characteristics and can provide for a relatively high pH. The ammonium hydroxide can also provide for a relatively high pH and can provide NH3 molecules that chelate metal ions from the microelectronic substrate 110. The solution can further include abrasive elements, such as diluted colloidal silica (silicon dioxide) particles that constitute from about 0.1% to about 1.0% of the polishing liquid, by weight. In one particular aspect of this embodiment, the colloidal silica particles can constitute about 0.5% of the polishing liquid 189 a by weight, and in another embodiment, the colloidal silica particles can constitute about 0.2% of the polishing liquid 189 a by weight. In any of these embodiments, the colloidal particles can be diluted significantly more than are conventional colloidal slurries, which typically have from about 2% to about 20% colloidal particles by weight. In any of these embodiments, the polishing liquid 189 a can have a pH of about 10 to reduce and/or eliminate the likelihood for the colloidal silica particles to agglomerate while in solution.
  • [0027]
    In other embodiments, the polishing liquid 189 a can have other compositions that also electrolytically conduct electrical currents to the microelectronic substrate 110, chelate metal ions removed from the microelectronic substrate 110, and include slurry particles for increased mechanical contact with the microelectronic substrate 110. One example of such a polishing liquid has a pH of about 4 with 1.0 molar ammonium sulfate (NH2SO4), 0.5 molar ammonium chloride (NH4Cl), and 0.5% colloidal alumina (aluminum oxide) particles. In one aspect of this embodiment, the ammonium sulfate provides for conductivity and a relatively low pH, which is supported by the ammonium chloride. The ammonium chloride can also provide NH3 molecules and Cl ions for chelating metal ions from the microelectronic substrate 110. A low pH (such as a pH of 4) is suitable for preventing aluminum oxide particles from agglomerating in solution.
  • [0028]
    As shown in FIG. 1D, the underlayer 114 (FIG. 1C) can be removed in a subsequent step, resulting in the formation of containers 130 having the upper edges of the underlayer 114, the conductive material 115, and the fill material 117 all flush with the substrate material plane 113. At this point, each container 130 is electrically isolated and shielded from the surrounding structures in the microelectronic substrate 110. In one aspect of this embodiment, conventional alumina and/or silica based slurries are used to simultaneously remove the fill material 117, the conductive material 115, the under material 114, and a small amount of the substrate material 111 to form the containers 130. In other embodiments, other polishing liquids can be used to remove these materials.
  • [0029]
    As shown in FIG. 1F, further features (such as electrodes) can next be disposed in the containers 130 to form structures 121 such as capacitors. The features can be disposed in the containers 130 using conventional techniques (such as selective etching and deposition) and are electrically coupled to each other and/or to external contacts with a network of vias and/or lines, also formed with conventional techniques, such as damascene techniques. For example, in one embodiment, the remaining fill material 117 within the apertures 112 is removed. A film 118, formed from a material such as tantalum pentoxide, is then disposed in the apertures 112, and a conductive electrode 119 is disposed adjacent to the film 118 to form the capacitor. In other embodiments, the foregoing techniques can be used to form other features in the microelectronic substrate 110, such as trenches and/or conductive lines. In any of these embodiments, portions of the microelectronic substrate 110 can then be diced from the larger wafer of which they are a part for encapsulation and incorporation in electronic devices.
  • [0030]
    In other embodiments, the foregoing techniques can be used to process microelectronic substrates 110 having features other than the containers 130 described above. For example, as shown in FIGS. 2A-2B, the foregoing techniques can be used to process a microelectronic substrate 110 having conductive structures such as lines or vias formed directly in a substrate material. Beginning with FIG. 2A, the microelectronic substrate 110 can include a substrate material 111, such as a low-K dielectric material. An underlayer 114 (including materials such as a tantalum, tantalum oxide, tantalum nitride, tungsten, tungsten nitride or other refractory materials and/or their nitrides) is disposed in the apertures 112, and a conductive material 115 (such as copper) is disposed on the underlayer 114.
  • [0031]
    As shown in FIG. 2B, the portions of the conductive material 115 and the underlayer 114 external to the apertures 112 (which can include, for example, trenches or holes) can be removed to form conductive structures 221, such as lines or vias. In one aspect of this embodiment, a polishing liquid generally similar to the polishing liquids 189 a described above with reference to FIG. 1C, but buffered to a pH of from about 6 to about 7, can be used to remove the conductive material 115. A conventional alumina or silica based slurry can be used to remove the underlayer 114 and conductive material is external to the apertures 112. In other embodiments, other polishing liquids can be used to remove these materials.
  • [0032]
    FIGS. 3-6 schematically illustrate apparatuses for processing the microelectronic substrate 110 in a manner generally similar to that described above with reference to FIGS. 1A-2B. For example, FIG. 3 schematically illustrates an apparatus 360 for chemically-mechanically and/or electrochemically-mechanically polishing the microelectronic substrate 110 in accordance with an embodiment of the invention. In one aspect of this embodiment, the apparatus 360 has a support table 380 with a top-panel 381 at a workstation where an operative portion “W” of a polishing pad 383 is positioned. The top-panel 381 is generally a rigid plate to provide a flat, solid surface to which a particular section of the polishing pad 383 may be secured during polishing.
  • [0033]
    The apparatus 360 can also have a plurality of rollers to guide, position and hold the polishing pad 383 over the top-panel 381. The rollers can include a supply roller 387, first and second idler rollers 384 a and 384 b, first and second guide rollers 385 a and 385 b, and a take-up roller 386. The supply roller 387 carries an unused or preoperative portion of the polishing pad 383, and the take-up roller 386 carries a used or postoperative portion of the polishing pad 383. Additionally, the first idler roller 384 a and the first guide roller 385 a can stretch the polishing pad 383 over the top-panel 381 to hold the polishing pad 383 stationary during operation. A motor (not shown) drives at least one of the supply roller 387 and the take-up roller 386 to sequentially advance the polishing pad 383 across the top-panel 381. Accordingly, clean preoperative sections of the polishing pad 383 may be quickly substituted for used sections to provide a consistent surface for polishing and/or cleaning the microelectronic substrate 110.
  • [0034]
    The apparatus 360 can also have a carrier assembly 390 that controls and protects the microelectronic substrate 110 during polishing. The carrier assembly 390 can include a substrate holder 392 to pick up, hold and release the substrate 110 at appropriate stages of the polishing process. The carrier assembly 390 can also have a support gantry 394 carrying a drive assembly 395 that can translate along the gantry 394. The drive assembly 395 can have an actuator 396, a drive shaft 397 coupled to the actuator 396, and an arm 398 projecting from the drive shaft 397. The arm 398 carries the substrate holder 392 via a terminal shaft 399 such that the drive assembly 395 orbits the substrate holder 392 about an axis E-E (as indicated by arrow “R1”). The terminal shaft 399 may also rotate the substrate holder 392 about its central axis F-F (as indicated by arrow “R2”).
  • [0035]
    The polishing pad 383 and a polishing liquid 389 define a polishing medium 382 that mechanically, chemically-mechanically, and/or electro-chemically-mechanically removes material from the surface of the microelectronic substrate 110. In some embodiments, such as those described above with reference to FIGS. 1A-2B, the polishing pad 383 may be a nonabrasive pad without abrasive particles, and the polishing liquid 389 can be a slurry with abrasive particles and chemicals to remove material from the microelectronic substrate 110. In other embodiments, the polishing pad 383 can be a fixed-abrasive polishing pad in which abrasive particles are fixedly bonded to a suspension medium. To polish the microelectronic substrate 110 with the apparatus 360, the carrier assembly 390 presses the microelectronic substrate 110 against the polishing surface 388 of the polishing pad 383 in the presence of the polishing liquid 389. The drive assembly 395 then orbits the substrate holder 392 about the axis E-E and optionally rotates the substrate holder 392 about the axis F-F to translate the substrate 110 across the polishing surface 388. As a result, the abrasive particles and/or the chemicals in the polishing medium 382 remove material from the surface of the microelectronic substrate 110 in a chemical and/or chemical-mechanical polishing process.
  • [0036]
    In a further aspect of this embodiment, the polishing liquid 389 can include an electrolyte for ECMP processing. In another embodiment, the apparatus 360 can include an electrolyte supply vessel 330 that delivers an electrolyte separately to a polishing surface 388 of the polishing pad 383 with a conduit 337, as described in greater detail below with reference to FIG. 4. In either embodiment, the apparatus 360 can further include a current supply 321 coupled to electrodes positioned proximate to the polishing pad 383. Accordingly, the apparatus 360 can electrolytically remove material from the microelectronic substrate 110.
  • [0037]
    FIG. 4 is a partially exploded, partially schematic isometric view of a portion of the apparatus 360 described above with reference to FIG. 3. In one aspect of the embodiment shown in FIG. 4, the top-panel 381 houses a plurality of electrode pairs 470, each of which includes a first electrode 440 a and a second electrode 440 b. The first electrodes 440 a are coupled to a first lead 448 a and the second electrodes 440 b are coupled to a second lead 448 b. The first and second leads 448 a and 448 b are coupled to the current supply 321 (FIG. 3). In one aspect of this embodiment, the first electrodes 440 a can be separated from the second electrodes 440 b by an electrode dielectric layer 449 a that includes Teflon™ or another suitable dielectric material. The electrode dielectric layer 449 a can accordingly control the volume and dielectric constant of the region between the first and second electrodes 440 a and 440 b to control the electrical coupling between the electrodes.
  • [0038]
    The electrodes 440 a and 440 b can be electrically coupled to the microelectronic substrate 110 (FIG. 3) by the polishing pad 383. In one aspect of this embodiment, the polishing pad 383 is saturated with an electrolyte 431 supplied by the supply conduits 337 through apertures 438 in the top-panel 381 just beneath the polishing pad 383. Accordingly, the electrodes 420 a and 420 b are selected to be compatible with the electrolyte 431. In an another arrangement, the electrolyte 431 can be supplied to the polishing pad 383 from above (for example, by disposing the electrolyte 431 in the polishing liquid 389, rather than by directing the electrolyte upwardly through the polishing pad 383). Accordingly, the apparatus 360 can include a pad dielectric layer 449 b positioned between the polishing pad 383 and the electrodes 440 a and 440 b. When the pad dielectric layer 449 b is in place, the electrodes 440 a and 440 b are isolated from physical contact with the electrolyte 431 and can accordingly be selected from materials that are not necessarily compatible with the electrolyte 431.
  • [0039]
    In one aspect of this embodiment, both electrodes 440 a, 440 b can be spaced apart from the microelectronic substrate 110. In another embodiment, one electrode can be spaced apart from the microelectronic substrate 110 and the other electrode can contact a conductive portion of the microelectronic substrate 110 (such as a back side of the substrate 110) that is electrically coupled via internal conductive lines to the front surface of the substrate 110 in contact with the polishing pad 383. In either embodiment, the electrodes 440 a, 440 b can transmit an electrical current to the front surface of the substrate 110 without directly contacting the front surface.
  • [0040]
    FIG. 5 is an isometric view of a portion of an apparatus 560 having electrodes 540 (shown as a first electrode 540 a and a second electrode 540 b), and a polishing medium 582 arranged in accordance with another embodiment of the invention. In one aspect of this embodiment, the polishing medium 582 includes polishing pad portions 583 that project beyond the electrodes 540 a and 540 b. Each polishing pad portion 583 can include a polishing surface 588 and a plurality of flow passages 584 coupled to a fluid source (not shown in FIG. 5) with a conduit 537. Each flow passage 584 can have an aperture 585 proximate to the polishing surface 588 to provide an electrolyte 531 proximate to an interface between the microelectronic substrate 110 and the polishing surface 588. In one aspect of this embodiment, the pad portions 583 can include recesses 587 surrounding each aperture 585. Accordingly, the electrolyte 531 can proceed outwardly from the flow passages 584 while the microelectronic substrate 110 is positioned directly overhead and remains spaced apart from the electrodes 540.
  • [0041]
    Any of the foregoing apparatuses described above with reference to FIGS. 3-5 can be used to chemically-mechanically process the microelectronic substrate 110, and/or electrochemically-mechanically process the microelectronic substrate 110. When the apparatuses are used to electrochemically-mechanically process the microelectronic substrate 110, they can provide a varying electrical current that passes from the electrodes, through the conductive material of the microelectronic substrate 110 via the electrolytic fluid without contacting the electrodes with the microelectronic substrate 110. For example, as shown in FIG. 6, the apparatus can generate a high-frequency wave 604 and can superimpose a low-frequency wave 602 on the high-frequency wave 604. In one aspect of this embodiment, the high-frequency wave 604 can include a series of positive or negative voltage spikes contained within a square wave envelope defined by the low-frequency wave 602. Each spike of the high-frequency wave 604 can have a relatively steep rise-time slope to transfer charge through the dielectric material to the electrolyte and a more gradual fall-time slope. The fall-time slope can define a straight line, as indicated by high-frequency wave 604, or a curved line, as indicated by high-frequency wave 604 a. In other embodiments, the high-frequency wave 604 and the low frequency wave 602 can have other shapes depending, for example, on the particular characteristics of the dielectric material and the electrolyte, the characteristics of the microelectronic substrate 110, and/or the target rate at which conductive material is to be removed from the microelectronic substrate 110.
  • [0042]
    The methods described above with reference to FIGS. 1A-6 may be performed with the apparatuses described above with reference to FIGS. 3-6 in a variety of manners in accordance with several embodiments of the invention. For example, in one embodiment, a separate apparatus can be used to perform each of the three processes described above with reference to FIGS. 1B, 1C, and 1D, respectively. In a particular aspect of this embodiment, the microelectronic substrate 110 can be placed on a first apparatus (such as the apparatus 360) while a polishing liquid particularly suited for removing the fill material 117 is disposed between the polishing medium 382 and the microelectronic substrate 110. When the fill material 117 has been removed down to the level of the conductive material 115, the microelectronic substrate 110 can be moved to another apparatus (also generally similar to the apparatus 360) and a new polishing liquid can be disposed between the microelectronic substrate and the polishing medium. In a further aspect of this embodiment, the new polishing liquid can include an electrolyte for removing the conductive material 115. Once the conductive material 115 is removed down to the level of the underlayer 114, the microelectronic substrate 110 can be moved to a third apparatus (which can also be generally similar to the apparatus 360) and a third polishing liquid can be disposed between the microelectronic substrate and the polishing medium to remove the underlayer 114.
  • [0043]
    In one aspect of the foregoing embodiment, the microelectronic substrate 110 can remain with a single carrier 392 as it is moved from one apparatus to another. One characteristic that makes this feature possible is that, in one embodiment, the electrodes used for electrolytically processing the microelectronic substrate 110 are not in direct physical contact with either the microelectronic substrate 110 or the carrier 392 during processing in accordance with an embodiment of the invention. Accordingly, the same carrier 392 can be used for non-electrolytic processing (for example, when the fill material 117 and the underlayer 114 are removed) and electrolytic processing (for example, when the conductive material 115 is removed). An advantage of this arrangement is that the number of times the microelectronic substrate 110 must be moved from one carrier to another can be reduced and/or eliminated during this processing sequence, reducing the likelihood for damaging the microelectronic substrate 110.
  • [0044]
    In another embodiment, the same apparatus 360 can be used for some or all of the processes described above. For example, in one embodiment, the same polishing liquid can be used to remove the fill material 117 (as described above with reference to FIG. 1B) and the conductive material 115 (as described above with reference to FIG. 1C). In one aspect of this embodiment, an electrical current can be passed through the polishing liquid and the conductive material of the microelectronic substrate 110 when appropriate, for example, when removing material that is largely comprised of electrically conductive constituents. The electrical current can be reduced and/or halted when appropriate, for example, when removing material that is largely comprised of nonconductive constituents.
  • [0045]
    In other embodiments, other combinations of processes can be completed with the same polishing liquid. In any of the foregoing embodiments, the downforce applied to the microelectronic substrate 110 can be selected based on the electrical current applied to the microelectronic substrate, and/or vice versa. The particular values chosen for the downforce and the electrical current can be selected based upon the desired result to be achieved by the process. For example, to avoid smearing the conducive material 115, the downforce can be selected to be relatively low and the current applied to the microelectronic substrate can be selected to be relatively high. Conversely, when smearing is not as great a concern (for example, when removing the underlayer 114), the downforce can be increased and the electrical current reduced.
  • [0046]
    In other embodiments, other characteristics of the material removal process can be adjusted. For example, when it is desirable to remove the nonconductive fill material 117 (by chemical-mechanical action) and the conductive material 115 (by electrochemical-mechanical action) simultaneously and at approximately the same rate, the concentration of slurry particles can be increased (relative to the concentration when only the fill material 117 is removed) so that the removal of the fill material 117 keeps pace with the removal of the conductive material 115. In another aspect of this embodiment, the concentration of the chelating agent can be adjusted to adjust the rate with which the conductive material 115 is removed.
  • [0047]
    From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US2315695 *Nov 23, 1938Apr 6, 1943Battelle Memorial InstituteMethod of polishing metals
US2516105 *Jun 20, 1945Jul 25, 1950Der Mateosian EdwardElectrolytic polishing of metals
US3239439 *Jul 9, 1962Mar 8, 1966Bell Telephone Labor IncElectrodeposition of metals
US3334210 *May 22, 1964Aug 1, 1967Cincinnati Milling Machine CoElectro-discharge machining fluid and method
US4613417 *Dec 28, 1984Sep 23, 1986At&T Bell LaboratoriesSemiconductor etching process
US4839005 *Apr 28, 1988Jun 13, 1989Kabushiki Kaisha Kobe Seiko ShoElectrolytic-abrasive polishing method of aluminum surface
US5098533 *Feb 6, 1991Mar 24, 1992International Business Machines Corp.Electrolytic method for the etch back of encapsulated copper-Invar-copper core structures
US5162248 *Mar 13, 1992Nov 10, 1992Micron Technology, Inc.Optimized container stacked capacitor DRAM cell utilizing sacrificial oxide deposition and chemical mechanical polishing
US5244534 *Jan 24, 1992Sep 14, 1993Micron Technology, Inc.Two-step chemical mechanical polishing process for producing flush and protruding tungsten plugs
US5300155 *Dec 23, 1992Apr 5, 1994Micron Semiconductor, Inc.IC chemical mechanical planarization process incorporating slurry temperature control
US5344539 *Mar 29, 1993Sep 6, 1994Seiko Instruments Inc.Electrochemical fine processing apparatus
US5562529 *Oct 8, 1993Oct 8, 1996Fujitsu LimitedApparatus and method for uniformly polishing a wafer
US5567300 *Sep 2, 1994Oct 22, 1996Ibm CorporationElectrochemical metal removal technique for planarization of surfaces
US5575885 *Dec 9, 1994Nov 19, 1996Kabushiki Kaisha ToshibaCopper-based metal polishing solution and method for manufacturing semiconductor device
US5618381 *Jan 12, 1993Apr 8, 1997Micron Technology, Inc.Multiple step method of chemical-mechanical polishing which minimizes dishing
US5624300 *Jul 10, 1996Apr 29, 1997Fujitsu LimitedApparatus and method for uniformly polishing a wafer
US5676587 *Dec 6, 1995Oct 14, 1997International Business Machines CorporationSelective polish process for titanium, titanium nitride, tantalum and tantalum nitride
US5681423 *Jun 6, 1996Oct 28, 1997Micron Technology, Inc.Semiconductor wafer for improved chemical-mechanical polishing over large area features
US5780358 *Apr 8, 1996Jul 14, 1998Chartered Semiconductor Manufacturing Ltd.Method for chemical-mechanical polish (CMP) planarizing of cooper containing conductor layers
US5800248 *Apr 26, 1996Sep 1, 1998Ontrak Systems Inc.Control of chemical-mechanical polishing rate across a substrate surface
US5807165 *Mar 26, 1997Sep 15, 1998International Business Machines CorporationMethod of electrochemical mechanical planarization
US5840629 *Dec 14, 1995Nov 24, 1998Sematech, Inc.Copper chemical mechanical polishing slurry utilizing a chromate oxidant
US5843818 *Dec 3, 1996Dec 1, 1998Samsung Electronics Co., Ltd.Methods of fabricating ferroelectric capacitors
US5846398 *Aug 23, 1996Dec 8, 1998Sematech, Inc.CMP slurry measurement and control technique
US5863307 *May 18, 1998Jan 26, 1999Chartered Semiconductor Manufacturing, Ltd.Method and slurry composition for chemical-mechanical polish (CMP) planarizing of copper containing conductor layers
US5888866 *May 8, 1998Mar 30, 1999United Microelectronics Corp.Method for fabricating capacitors of a dynamic random access memory
US5897375 *Oct 20, 1997Apr 27, 1999Motorola, Inc.Chemical mechanical polishing (CMP) slurry for copper and method of use in integrated circuit manufacture
US5911619 *Mar 26, 1997Jun 15, 1999International Business Machines CorporationApparatus for electrochemical mechanical planarization
US5930699 *Nov 12, 1996Jul 27, 1999Ericsson Inc.Address retrieval system
US5934980 *Jun 9, 1997Aug 10, 1999Micron Technology, Inc.Method of chemical mechanical polishing
US5952687 *Jul 8, 1997Sep 14, 1999Kabushiki Kaisha ToshibaSemiconductor memory device having a trench capacitor with lower electrode inside the trench
US5954975 *Feb 7, 1997Sep 21, 1999Intel CorporationSlurries for chemical mechanical polishing tungsten films
US5954997 *Dec 9, 1996Sep 21, 1999Cabot CorporationChemical mechanical polishing slurry useful for copper substrates
US5972792 *Oct 18, 1996Oct 26, 1999Micron Technology, Inc.Method for chemical-mechanical planarization of a substrate on a fixed-abrasive polishing pad
US5993637 *Dec 3, 1997Nov 30, 1999Canon Kabushiki KaishaElectrode structure, electrolytic etching process and apparatus
US6001730 *Oct 20, 1997Dec 14, 1999Motorola, Inc.Chemical mechanical polishing (CMP) slurry for polishing copper interconnects which use tantalum-based barrier layers
US6007695 *Sep 30, 1997Dec 28, 1999Candescent Technologies CorporationSelective removal of material using self-initiated galvanic activity in electrolytic bath
US6010964 *Aug 20, 1997Jan 4, 2000Micron Technology, Inc.Wafer surface treatment methods and systems using electrocapillarity
US6024856 *Oct 10, 1997Feb 15, 2000Enthone-Omi, Inc.Copper metallization of silicon wafers using insoluble anodes
US6033953 *Dec 16, 1997Mar 7, 2000Texas Instruments IncorporatedMethod for manufacturing dielectric capacitor, dielectric memory device
US6039633 *Oct 1, 1998Mar 21, 2000Micron Technology, Inc.Method and apparatus for mechanical and chemical-mechanical planarization of microelectronic-device substrate assemblies
US6046099 *Jun 10, 1999Apr 4, 2000Intel CorporationPlug or via formation using novel slurries for chemical mechanical polishing
US6051496 *Sep 17, 1998Apr 18, 2000Taiwan Semiconductor Manufacturing CompanyUse of stop layer for chemical mechanical polishing of CU damascene
US6060386 *Aug 21, 1997May 9, 2000Micron Technology, Inc.Method and apparatus for forming features in holes, trenches and other voids in the manufacturing of microelectronic devices
US6060395 *Aug 21, 1998May 9, 2000Micron Technology, Inc.Planarization method using a slurry including a dispersant
US6063306 *Jun 26, 1998May 16, 2000Cabot CorporationChemical mechanical polishing slurry useful for copper/tantalum substrate
US6066030 *Mar 4, 1999May 23, 2000International Business Machines CorporationElectroetch and chemical mechanical polishing equipment
US6066559 *Dec 4, 1997May 23, 2000Micron Technology, Inc.Method for forming a semiconductor connection with a top surface having an enlarged recess
US6068787 *Jul 11, 1997May 30, 2000Cabot CorporationComposition and slurry useful for metal CMP
US6077412 *Oct 30, 1998Jun 20, 2000Cutek Research, Inc.Rotating anode for a wafer processing chamber
US6083840 *Nov 25, 1998Jul 4, 2000Arch Specialty Chemicals, Inc.Slurry compositions and method for the chemical-mechanical polishing of copper and copper alloys
US6100197 *Oct 12, 1999Aug 8, 2000Nec CorporationMethod of fabricating a semiconductor device
US6103096 *Nov 12, 1997Aug 15, 2000International Business Machines CorporationApparatus and method for the electrochemical etching of a wafer
US6103628 *Dec 1, 1998Aug 15, 2000Nutool, Inc.Reverse linear polisher with loadable housing
US6103636 *Aug 20, 1997Aug 15, 2000Micron Technology, Inc.Method and apparatus for selective removal of material from wafer alignment marks
US6176992 *Dec 1, 1998Jan 23, 2001Nutool, Inc.Method and apparatus for electro-chemical mechanical deposition
US6395152 *Jul 2, 1999May 28, 2002Acm Research, Inc.Methods and apparatus for electropolishing metal interconnections on semiconductor devices
US6395607 *Jun 9, 1999May 28, 2002Alliedsignal Inc.Integrated circuit fabrication method for self-aligned copper diffusion barrier
US6416647 *Apr 19, 1999Jul 9, 2002Applied Materials, Inc.Electro-chemical deposition cell for face-up processing of single semiconductor substrates
US6504247 *Jan 29, 2002Jan 7, 2003Alliedsignal Inc.Integrated having a self-aligned Cu diffusion barrier
US6515493 *Apr 12, 2000Feb 4, 2003Speedfam-Ipec CorporationMethod and apparatus for in-situ endpoint detection using electrical sensors
US6537144 *Feb 17, 2000Mar 25, 2003Applied Materials, Inc.Method and apparatus for enhanced CMP using metals having reductive properties
US6693036 *Sep 6, 2000Feb 17, 2004Sony CorporationMethod for producing semiconductor device polishing apparatus, and polishing method
US6705926 *Oct 24, 2001Mar 16, 2004Cabot Microelectronics CorporationBoron-containing polishing system and method
US6722950 *Nov 6, 2001Apr 20, 2004Planar Labs CorporationMethod and apparatus for electrodialytic chemical mechanical polishing and deposition
US6726823 *Nov 24, 1999Apr 27, 2004Acm Research, Inc.Methods and apparatus for holding and positioning semiconductor workpieces during electropolishing and/or electroplating of the workpieces
US6753250 *Jun 12, 2002Jun 22, 2004Novellus Systems, Inc.Method of fabricating low dielectric constant dielectric films
US6780772 *Dec 21, 2001Aug 24, 2004Nutool, Inc.Method and system to provide electroplanarization of a workpiece with a conducting material layer
US6811680 *Jan 3, 2002Nov 2, 2004Applied Materials Inc.Planarization of substrates using electrochemical mechanical polishing
US6846227 *Feb 28, 2002Jan 25, 2005Sony CorporationElectro-chemical machining appartus
US6848970 *Sep 16, 2002Feb 1, 2005Applied Materials, Inc.Process control in electrochemically assisted planarization
US6852630 *Apr 23, 2001Feb 8, 2005Asm Nutool, Inc.Electroetching process and system
US6858124 *Dec 16, 2002Feb 22, 20053M Innovative Properties CompanyMethods for polishing and/or cleaning copper interconnects and/or film and compositions therefor
US6867136 *Jul 22, 2002Mar 15, 2005Nutool, Inc.Method for electrochemically processing a workpiece
US6881664 *Jul 7, 2003Apr 19, 2005Lsi Logic CorporationProcess for planarizing upper surface of damascene wiring structure for integrated circuit structures
US6884338 *Dec 16, 2002Apr 26, 20053M Innovative Properties CompanyMethods for polishing and/or cleaning copper interconnects and/or film and compositions therefor
US6893328 *Apr 23, 2003May 17, 2005Rohm And Haas Electronic Materials Cmp Holdings, Inc.Conductive polishing pad with anode and cathode
US6899804 *Dec 21, 2001May 31, 2005Applied Materials, Inc.Electrolyte composition and treatment for electrolytic chemical mechanical polishing
US6951599 *Jul 1, 2002Oct 4, 2005Applied Materials, Inc.Electropolishing of metallic interconnects
US6977224 *Dec 28, 2000Dec 20, 2005Intel CorporationMethod of electroless introduction of interconnect structures
US7074113 *Aug 30, 2000Jul 11, 2006Micron Technology, Inc.Methods and apparatus for removing conductive material from a microelectronic substrate
US7153410 *Mar 4, 2002Dec 26, 2006Micron Technology, Inc.Methods and apparatus for electrochemical-mechanical processing of microelectronic workpieces
US7229535 *Jun 6, 2003Jun 12, 2007Applied Materials, Inc.Hydrogen bubble reduction on the cathode using double-cell designs
US20020115283 *Feb 20, 2001Aug 22, 2002Chartered Semiconductor Manufacturing Ltd.Planarization by selective electro-dissolution
US20020163083 *Apr 22, 2002Nov 7, 2002Keisuke HatanoSemiconductor device
US20030064669 *May 23, 2002Apr 3, 2003Basol Bulent M.Low-force electrochemical mechanical processing method and apparatus
US20030113996 *Oct 12, 2001Jun 19, 2003Takeshi NogamiSemiconductor production device and production method for semiconductor device
US20030127320 *Nov 27, 2002Jul 10, 2003Ismail EmeshApparatus for electrochemically depositing a material onto a workpiece surface
US20030178320 *Feb 26, 2003Sep 25, 2003Applied Materials, Inc.Method and composition for polishing a substrate
US20030234184 *Jun 6, 2003Dec 25, 2003Applied Materials, Inc.Method and composition for polishing a substrate
US20040154931 *Feb 12, 2003Aug 12, 2004Akihisa HongoPolishing liquid, polishing method and polishing apparatus
US20040192052 *Nov 17, 2003Sep 30, 2004Shyama MukherjeeViscous protective overlayers for planarization of integrated circuits
US20040259479 *Jun 23, 2003Dec 23, 2004Cabot Microelectronics CorporationPolishing pad for electrochemical-mechanical polishing
US20050016861 *Jul 24, 2003Jan 27, 2005Thomas LaursenMethod for planarizing a work piece
US20050133379 *Apr 12, 2004Jun 23, 2005Basol Bulent M.System for electropolishing and electrochemical mechanical polishing
US20050173260 *Feb 28, 2005Aug 11, 2005Basol Bulent M.System for electrochemical mechanical polishing
US20050178743 *Feb 1, 2005Aug 18, 2005Applied Materials, Inc.Process control in electrochemically assisted planarization
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7700436Apr 28, 2006Apr 20, 2010Micron Technology, Inc.Method for forming a microelectronic structure having a conductive material and a fill material with a hardness of 0.04 GPA or higher within an aperture
US7935242Aug 21, 2006May 3, 2011Micron Technology, Inc.Method of selectively removing conductive material
US7972485Sep 17, 2009Jul 5, 2011Round Rock Research, LlcMethods and apparatus for electromechanically and/or electrochemically-mechanically removing conductive material from a microelectronic substrate
US8603318May 2, 2011Dec 10, 2013Micron Technology, Inc.Method of selectively removing conductive material
US8603319Dec 11, 2012Dec 10, 2013Micron Technology, Inc.Methods and systems for removing materials from microfeature workpieces with organic and/or non-aqueous electrolytic media
US9214359May 19, 2014Dec 15, 2015Micron Technology, Inc.Method and apparatus for simultaneously removing multiple conductive materials from microelectronic substrates
US20050034999 *Aug 24, 2004Feb 17, 2005Whonchee LeeMethods and apparatus for electrically and/or chemically-mechanically removing conductive material from a microelectronic substrate
US20050035000 *Aug 27, 2004Feb 17, 2005Whonchee LeeMethods and apparatus for electrically and/or chemically-mechanically removing conductive material from a microelectronic substrate
US20050056550 *Aug 20, 2004Mar 17, 2005Whonchee LeeMethods and apparatus for removing conductive material from a microelectronic substrate
US20060042956 *Sep 1, 2004Mar 2, 2006Whonchee LeeMethods and systems for removing materials from microfeature workpieces with organic and/or non-aqueous electrolytic media
US20060191800 *Apr 14, 2006Aug 31, 2006Micron Technology, Inc.Methods and apparatus for removing conductive material from a microelectronic substrate
US20060199351 *Apr 28, 2006Sep 7, 2006Micron Technology, Inc.Method and apparatus for removing adjacent conductive and non-conductive materials of a microelectronic substrate
US20060234604 *Jun 12, 2006Oct 19, 2006Micron Technology, Inc.Methods and apparatus for electrical, mechanical and/or chemical removal of conductive material from a microelectronic substrate
US20060249397 *Jul 6, 2006Nov 9, 2006Micron Technology, Inc.Methods and apparatus for electrically detecting characteristics of a microelectronic substrate and/or polishing medium
US20070037490 *Oct 23, 2006Feb 15, 2007Micron Technology, Inc.Methods and apparatus for selectively removing conductive material from a microelectronic substrate
US20070111641 *Dec 27, 2006May 17, 2007Micron Technology, Inc.Methods and apparatus for electromechanically and/or electrochemically-mechanically removing conductive material from a microelectronic substrate
US20080041725 *Aug 21, 2006Feb 21, 2008Micron Technology, Inc.Method of selectively removing conductive material
US20080045009 *Aug 24, 2007Feb 21, 2008Micron Technology, Inc.Method and apparatus for simultaneously removing multiple conductive materials from microelectronic substrates
US20100006428 *Jan 14, 2010Micron Technology, Inc.Methods and apparatus for electromechanically and/or electrochemically-mechanically removing conductive material from a microelectronic substrate
US20110203940 *Aug 25, 2011Klein Rita JMethod of Selectively Removing Conductive Material
Classifications
U.S. Classification451/41, 257/E21.304
International ClassificationB24B37/04, C09K3/14, H01L21/304, H01L21/321, C09G1/02
Cooperative ClassificationB24B37/046, B24B37/044, H01L21/3212, C09K3/1463, H01L21/32125, C09G1/02
European ClassificationB24B37/04D, B24B37/04B1, C09G1/02, H01L21/321P2, C09K3/14D2, H01L21/321P2B
Legal Events
DateCodeEventDescription
Sep 17, 2008ASAssignment
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, WHONCHEE;MEIKLE, SCOTT G.;REEL/FRAME:021545/0706;SIGNING DATES FROM 20020829 TO 20021202