Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050067620 A1
Publication typeApplication
Application numberUS 10/914,433
Publication dateMar 31, 2005
Filing dateAug 9, 2004
Priority dateSep 30, 2003
Also published asCN1604306A, CN100342523C, US6821826
Publication number10914433, 914433, US 2005/0067620 A1, US 2005/067620 A1, US 20050067620 A1, US 20050067620A1, US 2005067620 A1, US 2005067620A1, US-A1-20050067620, US-A1-2005067620, US2005/0067620A1, US2005/067620A1, US20050067620 A1, US20050067620A1, US2005067620 A1, US2005067620A1
InventorsVictor Chan, Kathryn Guarini, Meikei Ieong
Original AssigneeInternational Business Machines Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Three dimensional CMOS integrated circuits having device layers built on different crystal oriented wafers
US 20050067620 A1
Abstract
Three-dimensional (3D) integration schemes of fabricating a 3D integrated circuit in which the pFETs are located on an optimal crystallographic surface for that device and the nFETs are located on a optimal crystallographic surface for that type of device are provided. In accordance with a first 3D integration scheme of the present invention, first semiconductor devices are pre-built on a semiconductor surface of a first silicon-on-insulator (SOI) substrate and second semiconductor devices are pre-built on a semiconductor surface of a second SOI substrate. After pre-building those two structures, the structure are bonded together and interconnect through wafer-via through vias. In a second 3D integration scheme, a blanket silicon-on-insulator (SOI) substrate having a first SOI layer of a first crystallographic orientation is bonded to a surface of a pre-fabricating wafer having second semiconductor devices on a second SOI layer that has a different crystallographic orientation than the first SOI layer; and forming first semiconductor device on the first SOI layer.
Images(3)
Previous page
Next page
Claims(15)
1-19. (Cancelled)
20 A three dimensional (3D) integrated circuit comprising:
a first interconnect structure comprising at least a first semiconductor device located on a surface of a first Si-containing layer of a first silicon-on-insulator substrate, said first Si-containing layer having a first surface orientation that is optimal for said first semiconductor device;
a second interconnect structure comprising at least a second semiconductor device that differs from the first semiconductor device located on a surface of a second Si-containing layer of a second silicon-on-insulator substrate, said second Si-containing layer having a second surface orientation that is optimal for said second semiconductor device; and
vertical interconnects connecting the first interconnect structure to the second interconnect structure.
21 The 3D integrated circuit of claim 20 wherein the first semiconductor device is a pFET, the first Si-containing layer has a (110) crystallographic orientation, the second semiconductor device is an nFET, and the second Si-containing layer has a (100) crystallographic orientation.
22 The 3D integrated circuit of claim 20 wherein the first semiconductor device is an nFET, the first Si-containing layer has a (100) crystallographic orientation, the second semiconductor device is a pFET, and the second Si-containing layer has a (110) crystallographic orientation.
23 The 3D integrated circuit of claim 20 wherein said first and second interconnect structure comprise at least a patterned interconnect dielectric having conductive wiring located therein.
24 The 3D integrated circuit of claim 20 wherein said first and second Si-containing layers comprise Si, SiGe, SiC, SiGeC, Si/Si, Si/SiGe, Si/SiGeC or any other semiconductor material that includes silicon.
25 The 3D integrated circuit of claim 20 wherein said first and second silicon-on-insulators each comprise a buried insulating layer beneath said Si-containing layers.
26 The 3D integrated circuit of claim 25 wherein said buried insulating layer is continuous.
27 The 3D integrated circuit of claim 25 wherein said buried insulating layer is non-continuous.
28 The 3D integrated circuit of claim 25 wherein said buried insulating layer has a thickness from about 10 to about 1000 nm.
29 The 3D integrated circuit of claim 28 wherein said thickness is from about 100 to about 200 nm.
30 The 3D integrated circuit of claim 20 wherein said first and second Si-containing layers each have a thickness from about 20 to about 200 nm.
31 The 3D integrated circuit of claim 30 wherein said thickness is from about 50 to about 100 nm.
32 The 3D integrated circuit of claim 20 wherein said first semiconductor device and said second semiconductor device are both field effect transistors.
33 The 3D integrated circuit of claim 20 wherein said first interconnect structure and said second interconnect structure are joined together with a polymeric adhesive.
Description
    FIELD OF THE INVENTION
  • [0001]
    The present invention relates to complementary metal oxide semiconductor (CMOS) integrated circuits, and more particularly to three-dimensional CMOS integrated circuits having semiconductor device layers that are built on different crystal oriented wafers.
  • BACKGROUND OF THE INVENTION
  • [0002]
    In present semiconductor technology, CMOS devices, such as nFETs or pFETs, are typically fabricated upon semiconductor wafers, such as Si, that have a single crystal orientation. In particular, most of today's semiconductor devices are built upon Si having a (100) crystal orientation.
  • [0003]
    Electrons are known to have a high mobility for a (100) Si surface orientation, but holes are known to have high mobility for a (110) surface orientation. That is, hole mobility values on (100) Si are roughly 2-4 lower than the corresponding electron hole mobility for this crystallographic orientation. To compensate for this discrepancy, pFETs are typically designed with larger widths in order to balance pull-up currents against the nFET pull-down currents and achieve uniform circuit switching pFETs having larger widths are undesirable since they take up a significant amount of chip area.
  • [0004]
    On the other hand, hole mobilities on (110) Si are 2 higher than on (100) Si; therefore, pFETs formed on a (110) surface will exhibit significantly higher drive currents than pFETs formed on a (100) surface. Unfortunately, electron mobilities on (110) Si surfaces are significantly degraded compared to (100) Si surfaces.
  • [0005]
    As can be deduced from the above discussion, the (110) Si surface is optimal for pFET devices because of excellent hole mobility, yet such a crystal orientation is completely inappropriate for nFET devices. Instead, the (100) Si surface is optimal for nFET devices since that crystal orientation favors electron mobility.
  • [0006]
    It is becoming more difficult to achieve substantial integrated circuit (IC) performance enhancement by traditional CMOS device and interconnect scaling. New materials introduced into the front-end and back-end of IC fabrication are enabling the continuation of the performance trends, but such innovations may provide only a one-time or a short-lived boost, and fundamental physical limits may soon be reached.
  • [0007]
    There are several prior art techniques that are currently employed in fabricating 3D integrated circuits. In one prior art technique, the lowest device layer is fabricated on a bulk substrate or a silicon-on-insulator (SOI) substrate and then a second device layer is formed. The second device layer can be formed by epitaxial Si growth. Such a method is described, for example, in S. Pae, et al., “Multiple layers of silicon-on-insulator island fabrication by selective epitaxial growth,” IEEE Elec. Dev. Lett 20:196-196 (1999). Another prior art technique to form the second device layer is by recrystallization of an amorphous Si layer. This approach is described, for example, in V. Subramanian, et al. “High performance Germanium seeded laterally crystallized TFTs for vertical device integration”, IEEE Trans. Electron Devices 45, 1934-1939 (1998); T. Kunio, et al. “Three dimensional IC's having four stacked active device layers”, IEDM Tech Dig 837-840 (1989); and V. W. C. Chan, et al. “Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization”, IEEE Trans Elec Dev 48:1394-1399 (2001).
  • [0008]
    Subsequent processes can then be performed in such prior art techniques to fabricate additional active devices and interconnecting wiring. Circuits fabricated in this manner suffer from two main drawbacks: (1) the recrystallized top layer often has poor electrical properties and it may result in lower device and circuit performance; it is also difficult to control the surface orientation of the recrystallized layer; (2) the thermal cycling from the top layer formation and sequential device fabrication degrades underlying device performance.
  • [0009]
    In some prior art techniques, 3D integrated circuits are achieved by wafer bonding. The 3D integration scheme using wafer bonding is disclosed, for example, in R. J. Gutmann, et al. “Three dimensional (3D) ICs: A technology platform for integrated systems and opportunities for new polmeric adhesives” Proc IEEE Int'l Conf on Polymers and Adhesives in Microelectronics and Photonics, Germany, 173-180 (2001); R. Reif, et al. “Fabrication technologies for three dimensional integrated circuits” Proc IEEE Int'l Symposium on Quality Electronic Design 33-37 (2002); and A. W. Topol, et al. A demonstration of wafer level layer transfer of high performance devices and circuits for three-dimensional integrated circuit fabrication” Proc. AVS ICMI, 5-7 (2003).
  • [0010]
    Despite these current advances using 3D integration, there is no prior art that fabricates 3D integrated circuits having nFETs and pFETs which are built on different surface orientations. Hence, there is a need for providing a new and improved 3D integration scheme that allows for each type of device present on a semiconductor chip or wafer to be formed upon a crystallographic surface orientation that provides optimal performance for each specific device. For example, there is a need for providing a 3D integration scheme wherein all nFETs are built on a (100) crystallographic surface and all pFETs are built on a (110) crystallographic surface.
  • SUMMARY OF THE INVENTION
  • [0011]
    The present invention provides a three-dimensional (3D) integration scheme of fabricating a 3D integrated circuit in which the pFETs are located on a (110) crystallographic surface and the nFETs are located on a (100) crystallographic surface. The term “3D integrated circuit” can be defined as an IC that contains multiple layers of active devices with vertical interconnections between the layers. In a 3D IC, each transistor can access a greater number of nearest neighbors than in a conventional two-dimensional (2D) circuit, such that each transistor or functional block will have a higher bandwidth.
  • [0012]
    One advantage of 3D integration is increased packing density; by adding a third dimension to the conventional 2D layout, the transistor packing density can be improved thereby allowing a reduced chip footprint. This is particularly appealing for wireless or portable electronics. Another advantage of 3D integration is that the total interconnect lengths are shorten. This provides shorter interconnect delays, less noise and improved electro-migration reliability. A further benefit of 3D integration is that the overall chip performance at a given power consumption can be substantially improved over a conventional 2D IC.
  • [0013]
    In accordance with a first 3D integration scheme of the present invention, first semiconductor devices are pre-built on a semiconductor surface of a first silicon-on-insulator (SOI) substrate that is optimal for the first semiconductor devices and second semiconductor devices, which are different from the first semiconductor devices, are pre-built on a semiconductor surface of a second SOI substrate that is optimal for the second semiconductor devices. After pre-building those two structures, the structures are bonded together and interconnected through wafer-via through vias.
  • [0014]
    In broad terms, the first 3D integration scheme of the present invention comprises the steps of:
  • [0015]
    providing a first interconnect structure comprising at least a first semiconductor device located on a surface of a first Si-containing layer of a first silicon-on-insulator substrate, said first Si-containing layer having a first surface orientation that is optimal for said first semiconductor device;
  • [0016]
    attaching a handling wafer to a surface of the first interconnect structure;
  • [0017]
    providing a second interconnect structure comprising at least a second semiconductor device that differs from the first semiconductor device on a surface of a second Si-containing layer of a second silicon-on-insulator substrate, said second Si-containing layer having a second surface orientation that is optimal for said second semiconductor device;
  • [0018]
    bonding the first and second interconnect structures to each other; and
  • [0019]
    removing the handling wafer.
  • [0020]
    In some embodiments of the present 3D integration scheme, vertical interconnects are provided between the first and second semiconductor devices.
  • [0021]
    In addition to the first 3D integration scheme mentioned above, the present invention also provides a second 3D integration scheme. The second 3D integration scheme of the present invention comprises:
  • [0022]
    bonding a blanket silicon-on-insulator (SOI) substrate having a first SOI layer of a first crystallographic orientation to a surface of a pre-fabricating wafer having at least one second semiconductor device on a second SOI layer that has a different crystallographic orientation than the first SOI layer; and
  • [0023]
    forming at least one first semiconductor device in said first SOI layer.
  • [0024]
    In accordance with the present invention, the first semiconductor device may be a pFET and the first crystallographic orientation may be (110), while the second semiconductor device may be an nFET and the second crystallographic orientation may be (100). It is also possible in the present invention, that the first semiconductor device is an nFET and the first crystallographic orientation may be (100) and that the second semiconductor device is a pFET and the second crystallographic orientation may be (110).
  • [0025]
    The present invention also provides a three dimensional (3D) integrated circuit that includes:
  • [0026]
    a first interconnect structure comprising at least a first semiconductor device located on a surface of a first Si-containing layer of a first silicon-on-insulator substrate, said first Si-containing layer having a first surface orientation that is optimal for said first semiconductor device;
  • [0027]
    a second interconnect structure comprising at least a second semiconductor device that differs from the first semiconductor device located on a surface of a second Si-containing layer of a second silicon-on-insulator substrate, said second Si-containing layer having a second surface orientation that is optimal for said second semiconductor device; and
  • [0028]
    vertical interconnects connecting the first interconnect structure to the second interconnect structure.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0029]
    FIGS. 1A-1C are pictorial representations (through cross sectional views) illustrating a 3D integration scheme of the present invention.
  • [0030]
    FIGS. 2A-2C are pictorial representations (through cross sectional views) illustrating an alternative 3D integration scheme of the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0031]
    The present invention, which provides 3D integration schemes for forming a 3D CMOS integrated circuit having device layers built on different crystal oriented SOI wafers, will now be described in greater detail by referring to the drawings that accompany the present invention. In the accompanying drawings, like and/or corresponding elements are referred to by like reference numerals.
  • [0032]
    In the present invention, the terms “silicon-on-insulator” or “SOI” wafer (the term ‘substrate’ can interchangeable used with the term ‘wafer’) are used to define a semiconductor structure in which a buried insulating layer, such as a buried oxide layer, separates a top Si-containing layer (also referred to as the SOI layer or the device layer) from a bottom Si-containing substrate layer. The term “Si-containing” is used in the present invention to denote a semiconductor material that includes silicon. Illustrative examples of such Si-containing materials include, but are not limited to: Si, SiGe, SiC, SiGeC, Si/Si, Si/SiGe, Si/SiC and Si/SiGeC. The buried insulating layer may be continuous or it may be non-continuous, i.e., a patterned buried insulating region. The non-continuous buried insulating regions are discrete and isolated regions or islands that are surrounded on all sides by a Si-containing material.
  • [0033]
    The SOI substrates that are employed in the present invention are made using techniques well known to those skilled in the art. For example, the SOI substrates can be made by wafer bonding and cutting. Alternatively, the SOI substrates can be made by a process known as SIMOX (separation by ion implantation of oxygen). In a typical SIMOX process, oxygen ions are implanted into a surface of a Si-containing substrate and then the substrate containing the implanted oxygen ions is annealed such that a buried oxide layer forms. In yet a further method, the SOI substrate can be made by forming an insulating film atop a Si-containing substrate by deposition or thermal means, optionally patterning the insulating layer; and then forming a top Si-containing layer overlying the insulating film.
  • [0034]
    Notwithstanding which technique is employed, the buried insulating layer of each SOI substrate employed in the present invention typically has a thickness from about 10 to about 1000 nm, with a thickness of about 100 to about 200 nm being more typical. The thickness of the top Si-containing layer of each SOI substrate employed in the present invention is typically from about 20 to about 200 nm, with a thickness from about 50 to about 100 nm being more typical. The thickness of the bottom Si-containing substrate layer of each SOI substrate employed in the present invention is inconsequential to the present invention.
  • [0035]
    The SOI layers of each SOI substrate may have various crystallographic surface orientations. For example, the SOI substrates may have a SOI layer that comprises a (100) crystal orientation, or a (110) crystal orientation. In accordance with the present invention, each SOI substrate employed contains an SOI layer that has a different crystal orientation. Thus, the present invention contemplates the use of a first SOI substrate having a first SOI layer of a first crystallographic orientation and a second SOI substrate having a second SOI layer of a second crystallographic orientation, wherein the first crystallographic orientation is different from the second crystallographic orientation.
  • [0036]
    In accordance with the present invention, each SOI layer will contain at least one semiconductor device such as an nFET or pFET, with the proviso that the at least one semiconductor device is located on a crystallographic surface that provides optimal device performance. Thus, for example, if the at least one semiconductor device, is a pFET, the pFET would be located atop a (110) crystal oriented SOI layer. When the at least one semiconductor device is an nFET, the nFET is located atop a (100) crystal oriented SOI layer.
  • [0037]
    The at least one semiconductor device is fabricated using conventional CMOS processing steps well known to those skilled in the art. For example, the FETs are formed by providing a gate dielectric layer on a surface of an SOI layer, forming a patterned gate conductor atop the gate dielectric, said patterned gate conductor including an optional patterned hardmask located thereon, implanting dopants into the SOI layer and optionally the gate conductor and forming sidewall spacers on vertical sidewalls of the patterned gate conductor. Trench isolation regions may be formed in each SOI substrate which extend partially, or entirely through the SOI layer stopping on a surface of the buried insulating layer.
  • [0038]
    After completion of the FETs, at least one interconnect level including an interconnect dielectric having conductive lines and vias is formed on the SOI structure utilizing a conventional back-end-of-the-line (BEOL) processing scheme. The BEOL processing includes deposition of the dielectric, patterning the deposited dielectric by lithography and etching and filling the patterned regions with a metal conductor. A single damascene or dual damascene technique, both of which are well known to those skilled in the art, may be used.
  • [0039]
    The above discussion provides some basics of the present invention including terminology, materials and processes for making initial interconnect structures that can be employed in the present invention. The following description with reference to specific drawings provides details of the 3D integrations schemes that may be employed in the present invention.
  • [0040]
    Reference is first made to FIGS. 1A-1C which illustrate a first 3D integration scheme of the present invention. In accordance with the first 3D integration scheme of the present invention, first semiconductor devices are pre-built on a semiconductor surface of a first silicon-on-insulator (SOI) substrate that is optimal for the first semiconductor devices and second semiconductor devices, which are different from the first semiconductor devices, are pre-built on a semiconductor surface of a second SOI substrate that is optimal for the second semiconductor devices. After pre-building those two structures, the structures are bonded together and interconnected through wafer-via through vias.
  • [0041]
    FIG. 1A shows an initial step of the first 3D integration scheme of the present invention in which a handling wafer 80 is attached to a first interconnect structure 10. The first interconnect structure 10 includes at least a first semiconductor device 20 located on a surface of a first Si-containing layer 18 of a first silicon on-insulator (SOI) substrate 12. In accordance with the present invention, the first Si-containing layer 18 has a first surface orientation that is optimal for the first semiconductor device 20.
  • [0042]
    In one embodiment, the first semiconductor device 20 is an nFET and the first Si-containing layer 18 has a (100) crystal orientation. In another embodiment, the first semiconductor device 20 is a pFET and the first Si-containing layer 18 has a (110) crystal orientation. The first semiconductor device 20 is fabricated as described above.
  • [0043]
    The first interconnect structure 10 also includes at least one dielectric 22 that has conductive wiring, i.e., lines and vias, located therein. The conductive wiring is designed by reference numeral 24 in FIG. 1A.
  • [0044]
    The handling wafer 80 comprises a bulk semiconductor substrate, another SOI substrate or glass which is attached to a surface of the first interconnect structure 10 via a polymeric adhesive. In FIG. 1A, the initial structure includes polymeric adhesive layer 28 between the first interconnect structure 10 and the handling wafer 80.
  • [0045]
    Illustrative types of polymeric adhesives that can be employed in the present invention may be conductive or non-conductive materials. A preferred polymeric adhesive employed in the present invention is a non-conductive material. The polymeric adhesive is typically applied to the uppermost surface of the first interconnect structure 10 and attachment is achieved by bringing the handling wafer 80 into intimate contact with the first interconnect structure 10. The attachment may be facilitated by applying an external force to the two structures or by heating the structures to a temperature that is slightly above the melting point of the polymeric adhesive. In FIG. 1A, the arrow labeled as 30 indicates the direction in which contact occurs.
  • [0046]
    After attachment, the bottom Si-containing substrate designated by reference numeral 14 of the first SOI substrate 12 is removed by a planarization process such as, for example, chemical mechanical polishing (CMP), grinding and/or etching. The planarization process stops once a surface of the buried insulating layer, designated by reference numeral 16 is reached. The arrows labeled as 32 show this thinning step of the present invention.
  • [0047]
    A second interconnect structure 50 comprising at least a second semiconductor device 60 located on a surface of a second Si-containing layer 58 of a second silicon on-insulator substrate 52 is provided and brought into contact with the structure shown in FIG. 1A. FIG. 1B illustrates this step of the present invention. In accordance with the present invention, the second Si-containing layer 58 has a second surface orientation that is optimal for the second semiconductor device. The second pre-fabricated SOI substrate 52 also includes a bottom Si-containing layer 54 and a buried insulating layer 56. The second interconnect structure also includes interconnect dielectric 62 and wiring regions 64.
  • [0048]
    In one embodiment, and when the first semiconductor device 20 is an nFET, the second semiconductor device 60 is a pFET that is located on the second Si-containing layer 58 which has a (110) crystal orientation. In another embodiment, and when the first semiconductor device 20 is a pFET, the second semiconductor device 60 is an nFET that is located on the second Si-containing layer 58 that has a (100) crystal orientation. It should be noted that the first semiconductor device 20 is different from the second semiconductor device 60 and that the crystallographic orientation of the first Si-containing layer 18 is different from the crystallographic orientation of the second Si-containing layer 58.
  • [0049]
    The first and second interconnect structure (10 and 50, respectively) are then bonded to each other. Specifically, bonding of the two interconnect structure is achieved by first bringing the two structures into intimate contact with other; optionally applying an external force to the contacted wafers; and then heating the two contacted structures under conditions that are capable of bonding the two structures together. The heating step may be performed in the presence or absence of an external force. The arrow designated by reference numeral 70 denotes the direction of the contacting.
  • [0050]
    The heating step is typically performed in an inert ambient at a temperature of from about 200 to about 1050 C. for a time period of from about 2 to about 20 hours. More preferably, the bonding is performed at a temperature of from about 200 to about 400 C. for a time period of from about 2 to about 20 hours. The term “inert ambient” is used in the present invention to denote an atmosphere in which an inert gas, such as He, Ar, N2, Xe, Kr or a mixture thereof, is employed. A preferred ambient used during the bonding process is N2.
  • [0051]
    FIG. 1C shows the structure after the handling wafer 80 and the adhesive layer 28 are removed from the bonded structures. The handling wafer 80 and the adhesive layer 28 may be removed utilizing one of the planarization process mentioned above. That is, grinding, chemical mechanical polishing and/or etching may be used to remove the handling wafer and the adhesive layer from the bonded structures. Alternatively, the handling wafer 80 is removed by laser ablation, and the adhesive layer 28 is removed by a chemical etching process. FIG. 1C also shows the presence of optional vertical interconnects 75 that are formed by lithography, etching and deposition of a conductive metal. Despite being optional, the vertical interconnects 75 are preferred in some embodiments of the present invention wherein a direct connection between the two semiconductor devices is required.
  • [0052]
    The 3D integrated circuit shown in FIG. 1C includes semiconductor devices 20 and 60 such as nFETs and pFETs that are built upon a SOI layer (18 or 58) of a specific crystallographic orientation that is optimized for each device. In a preferred embodiment, the 3D integrated circuit includes nFETs on a (100) SOI layer and pFETs on a (110) SOI layer.
  • [0053]
    In addition to the first 3D integration scheme described above, the present invention also contemplates a second 3D integration scheme. The second 3D integration scheme will now be described in greater detail by referring to FIGS. 2A-2C. In the second integration scheme, a blanket SOI wafer 90 is stacked on a pre-fabricated device wafer 120 each wafer having an SOI layer with a different crystallographic orientation. The two wafers are then bonded and the blanket SOI wafer is subjected to further fabrication processes to make active devices and interconnects.
  • [0054]
    FIG. 2A illustrates an initial structure including a pre-fabricating wafer 120 having second semiconductor devices 130 on a second SOI layer 128. Layer 124 represents a bottom Si-containing layer and layer 126 represents a buried insulating layer. The pre-fabricating wafer 120 may also include an interconnect region including dielectric 132 and conductive wiring 134 located therein.
  • [0055]
    Next, a blanket SOI wafer 90 having a first SOI layer 96 that has a different crystrallographic orientation than that of the second SOI layer 128 is stacked atop the structure shown in FIG. 2A such that the bottom Si-containing layer 92 of the blanket SOI wafer 90 becomes the upper most layer of the stacked structure. The stacked structures are then bonded as described above providing the structure shown in FIG. 2B. Reference numeral 94 denotes the buried insulating layer of the blanket SOI wafer 90.
  • [0056]
    The bottom Si-containing layer 92 and the buried insulating layer 94 of the blanket SOI wafer 90 are then removed utilizing grinding, chemical mechanical polishing and/or etching to expose the first SOI layer 96 of the blanket SOI wafer 90.
  • [0057]
    First semiconductor devices 118 such as nFET or pFET are then fabricatED on the first SOI layer 96 utilizing the techniques described above. Back-end-of the-line processing can be used to form an interconnect structure 150 atop the now fabricated blanket SOI wafer and the above-mentioned processing can be employed in forming the vertical interconnects 75. The resulting structure is shown in FIG. 2C.
  • [0058]
    While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4612083 *Jul 17, 1985Sep 16, 1986Nec CorporationProcess of fabricating three-dimensional semiconductor device
US4768076 *Sep 11, 1985Aug 30, 1988Hitachi, Ltd.Recrystallized CMOS with different crystal planes
US5128732 *May 27, 1988Jul 7, 1992Kozo Iizuka, Director General, Agency Of Industrial Science & TechnologyStacked semiconductor device
US5138437 *Sep 24, 1990Aug 11, 1992Mitsubishi Denki Kabushiki KaishaSemiconductor integrated circuit device in which integrated circuit units having different functions are stacked in three dimensional manner
US5189500 *Sep 20, 1990Feb 23, 1993Mitsubishi Denki Kabushiki KaishaMulti-layer type semiconductor device with semiconductor element layers stacked in opposite directions and manufacturing method thereof
US5236118 *May 12, 1992Aug 17, 1993The Regents Of The University Of CaliforniaAligned wafer bonding
US5384473 *Sep 30, 1992Jan 24, 1995Kabushiki Kaisha ToshibaSemiconductor body having element formation surfaces with different orientations
US5698869 *Sep 13, 1995Dec 16, 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-source
US5741733 *Jan 12, 1995Apr 21, 1998Siemens AktiengesellschaftMethod for the production of a three-dimensional circuit arrangement
US6093623 *Aug 4, 1998Jul 25, 2000Micron Technology, Inc.Methods for making silicon-on-insulator structures
US6287940 *Aug 2, 1999Sep 11, 2001Honeywell International Inc.Dual wafer attachment process
US6355501 *Sep 21, 2000Mar 12, 2002International Business Machines CorporationThree-dimensional chip stacking assembly
US6600173 *Aug 30, 2001Jul 29, 2003Cornell Research Foundation, Inc.Low temperature semiconductor layering and three-dimensional electronic circuits using the layering
US6627953 *Jun 13, 2000Sep 30, 2003Kopin CorporationHigh density electronic circuit modules
US6717180 *Jan 23, 2002Apr 6, 2004Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the same
US6838774 *Sep 8, 2003Jan 4, 2005Robert PattiInterlocking conductor method for bonding wafers to produce stacked integrated circuits
US6943067 *Sep 30, 2002Sep 13, 2005Advanced Micro Devices, Inc.Three-dimensional integrated semiconductor devices
US20020093012 *Mar 18, 2002Jul 18, 2002Rohm Co., Ltd.Method for manufacturing semiconductor device and ultrathin semiconductor device
US20020142571 *Dec 11, 2001Oct 3, 2002Takashi NoguchiSemiconductor device
US20040065884 *Oct 3, 2002Apr 8, 2004Arup BhattacharyyaHigh performance three-dimensional TFT-based CMOS inverters, and computer systems utilizing such novel CMOS inverters
US20040266168 *Nov 5, 2002Dec 30, 2004Mitsumasa KoyanagiSemiconductor device comprising low dielectric material film and its production method
US20060115944 *Nov 16, 2005Jun 1, 2006Kun-Ho KwakMethods of fabricating a semiconductor device having a node contact structure of a CMOS inverter
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7544605Nov 21, 2006Jun 9, 2009Freescale Semiconductor, Inc.Method of making a contact on a backside of a die
US7683458Oct 26, 2007Mar 23, 2010Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US7741645May 28, 2008Jun 22, 2010International Business Machines CorporationThree-dimensional integrated heterogeneous semiconductor structure
US7749899Jun 1, 2006Jul 6, 2010Micron Technology, Inc.Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces
US7759800May 9, 2006Jul 20, 2010Micron Technology, Inc.Microelectronics devices, having vias, and packaged microelectronic devices having vias
US7795134Jun 28, 2005Sep 14, 2010Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US7829976Apr 6, 2009Nov 9, 2010Micron Technology, Inc.Microelectronic devices and methods for forming interconnects in microelectronic devices
US7830018Sep 28, 2007Nov 9, 2010Micron Technology, Inc.Partitioned through-layer via and associated systems and methods
US7863187Sep 1, 2005Jan 4, 2011Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7884015Dec 6, 2007Feb 8, 2011Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US7902643Aug 31, 2006Mar 8, 2011Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US7915736Aug 2, 2007Mar 29, 2011Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7935967Apr 25, 2006May 3, 2011Semiconductor Energy Laboratory Co., Ltd.Light-emitting device, liquid-crystal display device and method for manufacturing same
US7956443Mar 17, 2010Jun 7, 2011Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US7973411Nov 23, 2009Jul 5, 2011Micron Technology, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US8008192Aug 23, 2010Aug 30, 2011Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US8030780Oct 16, 2008Oct 4, 2011Micron Technology, Inc.Semiconductor substrates with unitary vias and via terminals, and associated systems and methods
US8049253Jul 8, 2008Nov 1, 2011Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US8084866Dec 10, 2003Dec 27, 2011Micron Technology, Inc.Microelectronic devices and methods for filling vias in microelectronic devices
US8158515Feb 1, 2010Apr 17, 2012International Business Machines CorporationMethod of making 3D integrated circuits
US8163581Oct 13, 2010Apr 24, 2012Monolith IC 3DSemiconductor and optoelectronic devices
US8203148Jun 30, 2011Jun 19, 2012Monolithic 3D Inc.Semiconductor device and structure
US8237228Sep 27, 2011Aug 7, 2012Monolithic 3D Inc.System comprising a semiconductor device and structure
US8247907Feb 3, 2011Aug 21, 2012Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US8258810Sep 30, 2010Sep 4, 2012Monolithic 3D Inc.3D semiconductor device
US8273610Oct 14, 2011Sep 25, 2012Monolithic 3D Inc.Method of constructing a semiconductor device and structure
US8283215Oct 13, 2010Oct 9, 2012Monolithic 3D Inc.Semiconductor and optoelectronic devices
US8293552Apr 29, 2011Oct 23, 2012Semiconductor Energy Laboratory Co., Ltd.Light-emitting device, liquid-crystal display device and method for manufacturing same
US8294159Mar 28, 2011Oct 23, 2012Monolithic 3D Inc.Method for fabrication of a semiconductor device and structure
US8298875Mar 6, 2011Oct 30, 2012Monolithic 3D Inc.Method for fabrication of a semiconductor device and structure
US8322031Sep 16, 2008Dec 4, 2012Micron Technology, Inc.Method of manufacturing an interposer
US8343814Aug 17, 2009Jan 1, 2013International Business Machines CorporationCompact multi-port cam cell implemented in 3D vertical integration
US8362482Jan 28, 2011Jan 29, 2013Monolithic 3D Inc.Semiconductor device and structure
US8362800Oct 13, 2010Jan 29, 2013Monolithic 3D Inc.3D semiconductor device including field repairable logics
US8367538Oct 6, 2010Feb 5, 2013Micron Technology, Inc.Partitioned through-layer via and associated systems and methods
US8373230Oct 13, 2010Feb 12, 2013Monolithic 3D Inc.Method for fabrication of a semiconductor device and structure
US8373439Nov 7, 2010Feb 12, 2013Monolithic 3D Inc.3D semiconductor device
US8373440Apr 6, 2009Feb 12, 2013Hewlett-Packard Development Company, L.P.Three dimensional multilayer circuit
US8378494Jun 16, 2011Feb 19, 2013Monolithic 3D Inc.Method for fabrication of a semiconductor device and structure
US8378715Aug 24, 2012Feb 19, 2013Monolithic 3D Inc.Method to construct systems
US8379458Oct 13, 2010Feb 19, 2013Monolithic 3D Inc.Semiconductor device and structure
US8384426Apr 14, 2009Feb 26, 2013Monolithic 3D Inc.Semiconductor device and structure
US8395191Oct 7, 2010Mar 12, 2013Monolithic 3D Inc.Semiconductor device and structure
US8405420Aug 19, 2010Mar 26, 2013Monolithic 3D Inc.System comprising a semiconductor device and structure
US8427200Nov 7, 2010Apr 23, 2013Monolithic 3D Inc.3D semiconductor device
US8440542Aug 26, 2011May 14, 2013Monolithic 3D Inc.Semiconductor device and structure
US8450804Aug 10, 2012May 28, 2013Monolithic 3D Inc.Semiconductor device and structure for heat removal
US8461035Sep 30, 2010Jun 11, 2013Monolithic 3D Inc.Method for fabrication of a semiconductor device and structure
US8470688Oct 3, 2011Jun 25, 2013Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US8476145Oct 13, 2010Jul 2, 2013Monolithic 3D Inc.Method of fabricating a semiconductor device and structure
US8492886Nov 22, 2010Jul 23, 2013Monolithic 3D Inc3D integrated circuit with logic
US8502353Jun 7, 2011Aug 6, 2013Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US8513791 *May 18, 2007Aug 20, 2013International Business Machines CorporationCompact multi-port CAM cell implemented in 3D vertical integration
US8536023Nov 22, 2010Sep 17, 2013Monolithic 3D Inc.Method of manufacturing a semiconductor device and structure
US8536046Feb 1, 2013Sep 17, 2013Micron TechnologyPartitioned through-layer via and associated systems and methods
US8536485Apr 28, 2006Sep 17, 2013Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US8541819Dec 9, 2010Sep 24, 2013Monolithic 3D Inc.Semiconductor device and structure
US8557632Apr 9, 2012Oct 15, 2013Monolithic 3D Inc.Method for fabrication of a semiconductor device and structure
US8574929Nov 16, 2012Nov 5, 2013Monolithic 3D Inc.Method to form a 3D semiconductor device and structure
US8576599Feb 2, 2012Nov 5, 2013International Business Machines CorporationMulti-wafer 3D CAM cell
US8581349May 2, 2011Nov 12, 2013Monolithic 3D Inc.3D memory semiconductor device and structure
US8610279Jun 27, 2011Dec 17, 2013Micron Technologies, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US8629057Sep 22, 2011Jan 14, 2014Micron Technology, Inc.Semiconductor substrates with unitary vias and via terminals, and associated systems and methods
US8642416Jun 28, 2011Feb 4, 2014Monolithic 3D Inc.Method of forming three dimensional integrated circuit devices using layer transfer technique
US8664042May 14, 2012Mar 4, 2014Monolithic 3D Inc.Method for fabrication of configurable systems
US8664562May 1, 2006Mar 4, 2014Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US8669179Jul 11, 2013Mar 11, 2014Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US8669778May 2, 2011Mar 11, 2014Monolithic 3D Inc.Method for design and manufacturing of a 3D semiconductor device
US8674470Dec 22, 2012Mar 18, 2014Monolithic 3D Inc.Semiconductor device and structure
US8686313Sep 17, 2013Apr 1, 2014Micron Technology, Inc.System and methods for forming apertures in microfeature workpieces
US8686428Nov 16, 2012Apr 1, 2014Monolithic 3D Inc.Semiconductor device and structure
US8687399Oct 2, 2011Apr 1, 2014Monolithic 3D Inc.Semiconductor device and structure
US8703597Apr 25, 2013Apr 22, 2014Monolithic 3D Inc.Method for fabrication of a semiconductor device and structure
US8704238 *Dec 5, 2011Apr 22, 2014MCube Inc.Method and structure of monolithically integrated IC-MEMS oscillator using IC foundry-compatible processes
US8704286Sep 11, 2012Apr 22, 2014Micron Technology, Inc.Method and structure for integrating capacitor-less memory cell with logic
US8709880Dec 8, 2011Apr 29, 2014Monolithic 3D IncMethod for fabrication of a semiconductor device and structure
US8742476Nov 27, 2012Jun 3, 2014Monolithic 3D Inc.Semiconductor device and structure
US8748311Dec 27, 2011Jun 10, 2014Micron Technology, Inc.Microelectronic devices and methods for filing vias in microelectronic devices
US8753913Mar 16, 2012Jun 17, 2014Monolithic 3D Inc.Method for fabricating novel semiconductor and optoelectronic devices
US8754533Nov 18, 2010Jun 17, 2014Monolithic 3D Inc.Monolithic three-dimensional semiconductor device and structure
US8803206Apr 3, 2013Aug 12, 2014Monolithic 3D Inc.3D semiconductor device and structure
US8822337Sep 8, 2012Sep 2, 2014International Business Machines CorporationTwo-sided semiconductor structure
US8823122Mar 16, 2012Sep 2, 2014Monolithic 3D Inc.Semiconductor and optoelectronic devices
US8836073Aug 6, 2013Sep 16, 2014Monolithic 3D Inc.Semiconductor device and structure
US8841730May 16, 2013Sep 23, 2014Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US8846463May 24, 2013Sep 30, 2014Monolithic 3D Inc.Method to construct a 3D semiconductor device
US8901613 *Mar 6, 2011Dec 2, 2014Monolithic 3D Inc.Semiconductor device and structure for heat removal
US8902663Mar 11, 2013Dec 2, 2014Monolithic 3D Inc.Method of maintaining a memory state
US8907442Jun 8, 2012Dec 9, 2014Monolthic 3D Inc.System comprising a semiconductor device and structure
US8912052Jan 20, 2012Dec 16, 2014Monolithic 3D Inc.Semiconductor device and structure
US8921970Mar 5, 2014Dec 30, 2014Monolithic 3D IncSemiconductor device and structure
US8956959Sep 27, 2011Feb 17, 2015Monolithic 3D Inc.Method of manufacturing a semiconductor device with two monocrystalline layers
US8975670Jul 22, 2012Mar 10, 2015Monolithic 3D Inc.Semiconductor device and structure for heat removal
US8987079Nov 21, 2012Mar 24, 2015Monolithic 3D Inc.Method for developing a custom device
US8994404Mar 12, 2013Mar 31, 2015Monolithic 3D Inc.Semiconductor device and structure
US8999835Mar 1, 2012Apr 7, 2015MCube Inc.Method and structure of monolithically integrated ESD supperssion device
US9000557Mar 17, 2012Apr 7, 2015Zvi Or-BachSemiconductor device and structure
US9029173Oct 18, 2011May 12, 2015Monolithic 3D Inc.Method for fabrication of a semiconductor device and structure
US9030858Sep 23, 2012May 12, 2015Monolithic 3D Inc.Semiconductor device and structure
US9099424Apr 24, 2013Aug 4, 2015Monolithic 3D Inc.Semiconductor system, device and structure with heat removal
US9099526Oct 2, 2011Aug 4, 2015Monolithic 3D Inc.Integrated circuit device and structure
US9099539Mar 1, 2011Aug 4, 2015Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US9117749Mar 15, 2013Aug 25, 2015Monolithic 3D Inc.Semiconductor device and structure
US9129848Oct 8, 2013Sep 8, 2015Micron Technology, Inc.Method and structure for integrating capacitor-less memory cell with logic
US9136153Jun 8, 2012Sep 15, 2015Monolithic 3D Inc.3D semiconductor device and structure with back-bias
US9165888Mar 21, 2014Oct 20, 2015Micron Technology, Inc.Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods
US9197804Oct 14, 2011Nov 24, 2015Monolithic 3D Inc.Semiconductor and optoelectronic devices
US9214391Sep 19, 2008Dec 15, 2015Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US9219005Sep 20, 2012Dec 22, 2015Monolithic 3D Inc.Semiconductor system and device
US9252134Nov 14, 2014Feb 2, 2016Monolithic 3D Inc.Semiconductor device and structure
US9281241Aug 21, 2012Mar 8, 2016Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US9293367Aug 29, 2011Mar 22, 2016Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US9305867Aug 28, 2014Apr 5, 2016Monolithic 3D Inc.Semiconductor devices and structures
US9385058Mar 14, 2013Jul 5, 2016Monolithic 3D Inc.Semiconductor device and structure
US9406670Oct 15, 2014Aug 2, 2016Monolithic 3D Inc.System comprising a semiconductor device and structure
US9412645Mar 7, 2014Aug 9, 2016Monolithic 3D Inc.Semiconductor devices and structures
US9419031Aug 18, 2014Aug 16, 2016Monolithic 3D Inc.Semiconductor and optoelectronic devices
US9443869Nov 5, 2013Sep 13, 2016Taiwan Semiconductor Manufacturing Company LimitedSystems and methods for a semiconductor structure having multiple semiconductor-device layers
US9452492Apr 1, 2014Sep 27, 2016Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US9460978Apr 17, 2013Oct 4, 2016Monolithic 3D Inc.Semiconductor device and structure
US9460991Apr 17, 2013Oct 4, 2016Monolithic 3D Inc.Semiconductor device and structure
US9496271Oct 3, 2014Nov 15, 2016Monolithic 3D Inc.3DIC system with a two stable state memory and back-bias region
US9508628Jan 14, 2014Nov 29, 2016Micron Technology, Inc.Semiconductor substrates with unitary vias and via terminals, and associated systems and methods
US9509313Mar 6, 2011Nov 29, 2016Monolithic 3D Inc.3D semiconductor device
US9564432Oct 8, 2014Feb 7, 2017Monolithic 3D Inc.3D semiconductor device and structure
US9570350Jul 1, 2015Feb 14, 2017Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US9577642Nov 7, 2010Feb 21, 2017Monolithic 3D Inc.Method to form a 3D semiconductor device
US9595479Mar 18, 2014Mar 14, 2017MCube Inc.Method and structure of three dimensional CMOS transistors with hybrid crystal orientations
US20060108627 *Nov 23, 2005May 25, 2006Samsung Electronics Co., Ltd.NAND flash memory devices including multi-layer memory cell transistor structures and methods of fabricating the same
US20060186441 *Apr 25, 2006Aug 24, 2006Semiconductor Energy Laboratory Co., Ltd.Light-emitting device, liquid-crystal display device and method for manufacturing same
US20060290001 *Jun 28, 2005Dec 28, 2006Micron Technology, Inc.Interconnect vias and associated methods of formation
US20080113505 *Nov 13, 2006May 15, 2008Sparks Terry GMethod of forming a through-substrate via
US20080119046 *Nov 21, 2006May 22, 2008Sparks Terry GMethod of making a contact on a backside of a die
US20080283995 *May 18, 2007Nov 20, 2008International Business Machines CorporationCompact multi-port cam cell implemented in 3d vertical integration
US20080288720 *May 18, 2007Nov 20, 2008International Business Machines CorporationMulti-wafer 3d cam cell
US20090014799 *Jul 8, 2008Jan 15, 2009Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for manufacturing the same
US20090294984 *May 28, 2008Dec 3, 2009International Business Machines CorporationThree-dimensional integrated heterogeneous semiconductor structure
US20090305462 *Aug 17, 2009Dec 10, 2009International Business Machines CorporationCompact multi-port cam cell implemented in 3d vertical integration
US20100096759 *Oct 16, 2008Apr 22, 2010Micron Technology, Inc.Semiconductor substrates with unitary vias and via terminals, and associated systems and methods
US20100193964 *Feb 1, 2010Aug 5, 2010International Business Machines Corporationmethod of making 3d integrated circuits and structures formed thereby
US20110031997 *Oct 12, 2009Feb 10, 2011NuPGA CorporationMethod for fabrication of a semiconductor device and structure
US20110049577 *Aug 19, 2010Mar 3, 2011NuPGA CorporationSystem comprising a semiconductor device and structure
US20110084314 *Oct 7, 2010Apr 14, 2011NuPGA CorporationSystem comprising a semiconductor device and structure
US20120139050 *Dec 5, 2011Jun 7, 2012MCube Inc.Method and structure of monolithically integrated ic-mems oscillator using ic foundry-compatible processes
US20120223436 *Mar 6, 2011Sep 6, 2012Sekar Deepak CSemiconductor device and structure for heat removal
US20150123203 *Nov 6, 2013May 7, 2015Taiwan Semiconductor Manufacturing Company LimitedSystems and methods for a semiconductor structure having multiple semiconductor-device layers
WO2010117355A1 *Apr 6, 2009Oct 14, 2010Hewlett-Packard Development Company, L.P.Three dimensional multilayer circuit
Classifications
U.S. Classification257/67, 438/152, 257/74, 257/E27.026, 257/E27.112
International ClassificationH01L27/08, H01L23/52, H01L27/092, H01L21/8238, H01L21/02, H01L27/06, H01L27/00, H01L27/12, H01L21/336, H01L29/786, H01L27/085, H01L21/68
Cooperative ClassificationH01L2924/0002, H01L21/6835, H01L27/1203, H01L27/0688, H01L2221/68368, H01L25/0657
European ClassificationH01L21/683T, H01L27/12B, H01L27/06E
Legal Events
DateCodeEventDescription
Sep 3, 2015ASAssignment
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001
Effective date: 20150629
Oct 5, 2015ASAssignment
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001
Effective date: 20150910