Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050124175 A1
Publication typeApplication
Application numberUS 11/035,649
Publication dateJun 9, 2005
Filing dateJan 13, 2005
Priority dateOct 10, 2003
Also published asUS6989573, US20050077519
Publication number035649, 11035649, US 2005/0124175 A1, US 2005/124175 A1, US 20050124175 A1, US 20050124175A1, US 2005124175 A1, US 2005124175A1, US-A1-20050124175, US-A1-2005124175, US2005/0124175A1, US2005/124175A1, US20050124175 A1, US20050124175A1, US2005124175 A1, US2005124175A1
InventorsKie Ahn, Leonard Forbes
Original AssigneeKie Ahn, Leonard Forbes
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Lanthanide oxide/zirconium oxide atomic layer deposited nanolaminate gate dielectrics
US 20050124175 A1
Abstract
The invention provides a laminated dielectric layer for semiconductor devices formed by a combination of ZrO2 and a lanthanide oxide on a semiconductor substrate and methods of making the same. In certain methods, the ZrO2 is deposited by multiple cycles of reaction sequence atomic layer deposition (RS-ALD) that includes depositing a ZrI4 precursor onto the surface of the substrate in a first pulse followed by exposure to H2O/H2O2 in a second pulse, thereby forming a thin ZrO2 layer on the surface. After depositing the ZrO2 layer, the lanthanide oxide layer is deposited by electron beam evaporation. The composite laminate zirconium oxide/lanthanide oxide dielectric layer has a relatively high dielectric constant and can be formed in layers of nanometer dimensions. It is useful for a variety of semiconductor applications, particularly for DRAM gate dielectric layers and DRAM capacitors.
Images(5)
Previous page
Next page
Claims(14)
1-41. (canceled)
42. A method of forming a composite laminate dielectric layer for a semiconductor structure, comprising
forming a first layer of a material selected from the group consisting of ZrO2 and lanthanide oxide on a substrate; and
forming a second layer of material selected from the group consisting of ZrO2 and a lanthanide oxide on the first layer of material, the second layer of material being different from the first layer of material.
43. The method of claim 42 wherein the first layer of material is ZrO2 and the second layer of material is the lanthanide oxide.
44. The method of claim 42 wherein the first layer of material is the lanthanide oxide and the second layer of material is ZrO2.
45. The method of claim 42 wherein the lanthanide oxide is selected from the group consisting of Pr2O3, Nd2O3, Sm2O3, Gd2O3, Dy2O3 and PrTixOy.
46. The method of claim 42 wherein depositing the ZrO2 is performed at a temperature of about 230-325 C.
47. The method of claim 42 wherein the act of depositing the ZrO2 oxide includes atomic layer deposition of a ZrI4 precursor followed by oxidation with H20/H2O2.
48. The method of claim 47 wherein the atomic layer deposition is performed at a temperature of about 230-325 C.
49. The method of claim 47 wherein the atomic layer deposition is performed at a temperature of about 272-275 C.
50. The method of claim 42 wherein the lanthanide oxide layer is formed by electron beam evaporation of the lanthanide oxide.
51. The method of claim 42 wherein the ZrO2 oxide layer is formed by atomic layer deposition of a ZrI4 precursor followed by oxidation with H20/H2O2 and the lanthanide oxide layer is formed by electron beam evaporation of the lanthanide oxide.
52. The method of claim 42 wherein the ZrO2 layer is formed to a thickness of about 2-5 nm.
53. The method of claim 42 wherein the lanthanide oxide layer is formed to a thickness of about 2-10 nm.
54. The method of claim 42 wherein the ZrO2 layer is formed to a thickness of about 2-5 nm and the lanthanide oxide layer is formed to a thickness of about 2-10 nm.
Description
    TECHNICAL FIELD
  • [0001]
    The invention relates to the field of semiconductor dielectric layers, and particularly to dielectric layers used in the formation of transistor gates and capacitors in dynamic random access memory devices.
  • BACKGROUND OF THE INVENTION
  • [0002]
    Dynamic Random Access Memory Devices (DRAMs) have become the standard type of storage device in modern computer systems. Modern DRAMs are high density, highly integrated structures having a variety of configurations, most typically stacked and trench configurations. As ever increasing density is sought, more sophisticated manufacturing processes and materials are required to achieve sub micron sized electrical component layers with reliable conformity to operational specifications.
  • [0003]
    As density increases, the minimum feature sizes of DRAM components approach 100 nm and smaller. For example, the gate dielectric material thickness of MOS devices may be required to be 20 nm (200 Å) or less in certain designs. In this thickness range the most commonly used gate dielectrics, SiO2, is not suitable because of leakage current caused by direct tunneling. As a result, gate dielectric materials with high dielectric constants (k) and large band gap with a favorable band alignment, low interface density, and good thermal stability are needed for future gate dielectric applications.
  • [0004]
    There are many known high-k unilaminate dielectric materials with high dielectric constants, such as Ta2O5, TiO2 and SrTiO3, but unfortunately these materials are not thermally stable when formed directly in contact with silicon. In addition, the interface of such materials need to be coated with a diffusion barrier, which not only adds process complexity, but also defeats the purpose of using the high-k dielectric. This added interfacial layer becomes a series capacitor to the gate capacitance, and degrades the high capacitance. Moreover, materials having too high or too low a dielectric constant may not be an adequate choice for alternate gate applications. Ultra high-k materials such as SrTiO3 may cause fringing-field induced barrier lowering effect. On the other hand, materials with relatively low dielectric constant such as Al2O3 and Y2O3 do not provide sufficient advantage over the SiO2 or Si3N4.
  • [0005]
    Lanthanide oxides have also been investigated as possible dielectric materials for use in gate dielectric oxides. Jeon et al reported an investigation of the electrical characteristics of amorphous lanthanide oxides prepared by electron beam evaporation and sputtering (Jeon et al., Technical Digest of Int'l Electron Devices Meetings, 471-474, 2001). Excellent electrical characteristics were found for the amorphous lanthanide oxides including a high oxide capacitance, low leakage current, and high thermal stability. Typical dielectric constants ranged between 11.4 and 15.0 in thin samples. Accordingly, lanthanide oxides alone may be a suitable alternative for certain applications using single layers of dielectric material. Also, a single layer of ZrO2 may be used in certain applications. Recently, a zirconium oxide layer formed by atomic layer deposition (ALD) from an iodide precursor was shown to have exhibit a relative permititivity at 10 kHz of about 23-24 for films deposited at 275-325 C. (Kukli et al, Thin Solid Films 410, 53-56 (2003)).
  • [0006]
    An alternative configuration for gate electrode dielectric layers is a composite laminate dielectric layer made of two or more layers of different materials. Thin (about 10 nm) nanolaminate dielectric materials made of layers of tantalum oxide and hafnium oxide (Ta2O5-HfO2), tantalum oxide and zirconium oxide (Ta2O5—ZrO2) or zirconium oxide hafnium oxide (ZrO2—HfO2) deposited on a silicon substrate by ALD were characterized for possible gate dielectric applications by Zhang et al, J. App. Physics, 87 (4) 1921-1924 (2000). The dielectric constants of these films were in the range of 12-14 and the leakage currents were in the range of 2.610−8 to 4.210−7 A/cm−2 at MV/cm electric field.
  • [0007]
    The ALD method of forming layers is also known as “alternately pulsed chemical vapor deposition.” ALD was developed as a modification of conventional CVD techniques. While there are a variety of variations on ALD, the most commonly used method is reaction sequence ALD (RS-ALD). In RS-ALD, gaseous precursors are introduced one at a time to the substrate surface in separate pulses. Between pulses, the reactor is purged with an inert gas or is evacuated. In the first reaction step, the precursor is saturatively chemi-adsorbed at the substrate surface, and during the subsequent purging step, free precursor is removed from the reactor. In the second step, another precursor is introduced on the substrate and the desired film growth reaction takes place on the substrate surface. When the chemistry is favorable, the precursors adsorb and react with each other aggressively forming the film. Subsequent to film growth, the by-products and excess precursors are finally purged from the reactor. One advantage of RS-ALD is that one cycle of first precursor depositing, purging, second precursor depositing, reaction, and final purging can be performed in less than one second in a properly designed flow type reactor.
  • [0008]
    One striking feature of RS-ALD is the saturation of all the reaction and purging steps, which makes the growth self-limiting. This allows for large area uniformity and conformality to planar substrates and deep trenches, even in the extreme cases of porous silicon or high surface area silica and alumina powders. The control of film thickness is straight forward and can be made by simply calculating the growth cycles. ALD was originally developed to manufacture luminescent and dielectric films needed for electroluminescent displays where much effort was put to the growth of doped zinc sulfide an alkaline earth metal sulfide films. Later ALD was studied for the growth of different epitaxial composite II-V, and II-VI films, nonepitaxial crystalline or amorphous oxide and nitride firms in composite multiplaner structures. Unfortunately however, although considerable effort was put into use of ALD for growth of silicon and germanium films, difficult precursor chemistry precluded success in this area.
  • [0009]
    There is therefore a need in the art to provide other types of composite laminate dielectric layers, particularly using the favorable features of RS-ALD deposition methods.
  • SUMMARY OF THE INVENTION
  • [0010]
    The present invention provides semiconductor devices that include a substrate material and a composite laminate dielectric layer formed on the substrate material. The composite laminate dielectric layer includes a layer of ZrO2 and a layer of a lanthanide oxide formed on the ZrO2 layer. Alternatively, the composite laminate dielectric layer includes the layer of ZrO2 formed on the layer of lanthanide oxide. In general embodiments, the lanthanide oxide layer may be made of any one of Pr2O3, Nd2O3, Sm2O3, Gd2O3, Dy2O3 and PrTixOy, where x and y are variable, typically in a ratio of 1.0 x to 0.9-1.0 y.
  • [0011]
    In certain embodiments, the composite laminate dielectric layer is a gate dielectric layer of a MOS transistor. In other embodiments, the composite laminate dielectric layer is a dielectric insulating layer of a semiconductor capacitor. Other embodiments include MOS gate dielectric layers, semiconductor capacitors and DRAMs having one or more of the composite laminate dielectric layers made of the ZrO2 layer and the lanthanide oxide layer. In certain embodiments for a transistor gate electrode dielectric, the ZrO2 layer has a thickness of between about 1 to about 6 nm and the lanthanide oxide layer has a thickness of about 2 to 12 nm. In various embodiments, the ZrO2 layer is formed on a substrate by RS-ALD from a ZrI4 precursor and an oxygen precursor, typically H2O/H2O2, and the lanthanide oxide layer is formed by electron beam evaporation of a lanthanide oxide.
  • [0012]
    In another aspect, the invention includes methods of forming a composite laminate dielectric layer for a semiconductor device, that includes the steps of depositing a layer of ZrO2 on a silicon substrate and depositing a layer of lanthanide oxide on the ZrO2 layer or vice versa. In one embodiment, the ZrO2 oxide layer is formed by RS-ALD from a ZrI4 precursor. In another embodiment, the lanthanide oxide layer is formed by electron beam evaporation of a lanthanide oxide. In still another embodiment, the ZrO2 layer is formed RS-ALD of ZrI4 H2O/H2O2 precursors, and the lanthanide oxide layer is formed by electron beam evaporation of a lanthanide oxide.
  • [0013]
    Another aspect of the invention is a system for forming the foregoing composite laminate dielectric layers on a substrate. The system includes a first reaction vessel configured for depositing a layer of ZrO2 on a silicon substrate and a second reaction vessel configured for depositing a layer of lanthanide oxide on the ZrO2 layer. In certain embodiments, the first reaction vessel is configured for depositing the ZrO2 layer by RS-ALD and the second reaction vessel is configured for depositing the lanthanide oxide layer by electron beam evaporation. The system also includes means for transporting the substrate between the first and the second reaction vessels.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0014]
    FIG. 1 is a partial cross-sectional drawing of a general embodiment of semiconductor device having a composite laminate dielectric layer according to one embodiment of the invention.
  • [0015]
    FIG. 2 is a partial cross-sectional drawing of a general embodiment of a MOS transistor having the composite laminate dielectric layer according to another embodiment of the invention.
  • [0016]
    FIG. 3 is a partial cross-sectional drawing of a general embodiment of semiconductor capacitor transistor having the composite laminate dielectric layer according to another embodiment of the invention.
  • [0017]
    FIGS. 4A and 4B are partial cross-sectional drawings of exemplary embodiments of memory cells, having one or more composite laminate dielectric layers according to another embodiment of the invention.
  • [0018]
    FIG. 5 illustrates an e-beam evaporation vessel for forming at least one of the lanthanide oxide layer or ZrO2 layers that form the transistor the laminate dielectric layer according to another embodiment of the invention.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • [0019]
    In setting forth the invention in detail, citation is made to various references that may aid one of ordinary skill in the art in the understanding or practice of various embodiments of the invention. Each such reference is incorporated herein by reference in its entirety, including the references that may be cited in the incorporated references to the extent they may required to practice the invention to its fullest scope. The drawings provided herein are not to scale nor do they necessarily depict actual geometries of the devices of the invention. Rather, the drawings are schematics that illustrate various features of the invention in a manner readily understood by one of ordinary skill in the art, who can make actual devices based on these drawings and the description that follows.
  • [0020]
    FIG. 1 depicts a general embodiment of the invention, which includes a semiconductor device 10 that includes a composite laminate dielectric layer 12 made of a ZrO2 first layer 14 laminated to a lanthanide oxide second layer 16. The lanthanide oxide layer 16 may be made of any lanthanide oxide, for example, Pr2O3, Nd2O3, Sm2O3, Gd2O3, Dy2O3 or PrTixOy or ZrO2. As used herein, the term “laminated” means the first and second layers each have a surface in physical contact with one another. Typically the ZrO2 layer 14 and lanthanide oxide layer 16 are annealed, alloyed or otherwise physically bonded to one another at the interface 11 of the layers by deposition techniques. In various embodiments, the thickness of the composite laminate dielectric layer combining both the ZrO2 layer 14 and the lanthanide oxide layer 16 is less than 1000 nm, less than 500 nm, less than 100 nm, less than 50 nm, less than 20 nm, less than 10 nm, or less than 5 nm. Because the composite laminate dielectric layer 12 has nanometer dimensions, it may be referred to as a nanolaminate dielectric material.
  • [0021]
    Typically, the composite laminate dielectric layer 12 is positioned between a first conductive layer 18 and a second conductive layer 20 of the semiconductor device 10. The first conductive layer 18 or the second conductive layer 20 may each be a semiconductor or a metal in certain embodiments, or one may be a semiconductor and the other may be a metal in other embodiments.
  • [0022]
    The relative thickness of the ZrO2 layer 14 and the lanthanide oxide layer 16 can be varied. In one embodiment, where the composite laminate dielectric layer 12 may be used for a MOS component, for example, as a gate dielectric, the lanthanide oxide layer 16 may be equal in thickness to the ZrO2 layer 14, or alternatively, the lanthanide oxide layer 16 may be up to 5 times the thickness of the ZrO2 layer 14. In embodiments where the composite laminate dielectric layer 12 is used for other devices, the relative thickness of the ZrO2 layer 14 and the lanthanide oxide 16 can be varied according to need. The lanthanide oxide layer 16 has a dielectric constant of about 11.4-15 while the ZrO2 material used for the ZrO2 layer 14 has a dielectric constant of about 23-25. The composite laminate dielectric layer 12, therefore, will have a dielectric constant between about 12 and 24 depending on the relative thickness of the layers used.
  • [0023]
    One of ordinary skill in the art can readily select the relative thickness of layers to use according to need. The “equivalent oxide thickness” (EOT) measurement, sometimes simply called “oxide equivalent,” is a convenient measure of the relative capacitance of any dielectric layer of a given thickness relative to the thickness that might be required in any given application. The EOT of a dielectric layer is calculated by dividing the thickness of the layer by its silicon oxide dielectric ratio. The silicon dioxide dielectric ratio is the dielectric constant of the subject material divided by the dielectric constant of silicon dioxide. The dielectric constant of silicon dioxide is about 4. Accordingly, the silicon oxide dielectric ratio for ZrO2 is about 6 (viz, 5.75-6.25) and for lanthanide oxide is about 3 (viz, 2.85-3.75). Therefore, for example, a 3 nm ZrO2 layer 14 has an EOT about 0.5 nm (i.e., 3 divided by 6) while a 3 nm lanthanide oxide layer 16 has an EOT of about 1 nm. The EOT of a composite laminate dielectric layer 12 made of a 3 nm of ZrO2 layer 14 and a 3 nm lanthanide oxide layer 16 would be the sum of the oxide equivalents for each layer, or about 1.5 nm.
  • [0024]
    One factor to consider in selecting the relative thickness of layers to use is roughness of the ZrO2 layer 14. The ZrO2 layer 14 has a smooth, cubic ZrO2 crystalline structure (c-ZrO2) within the first 5 nm when deposited by RS-ALD as describe hereafter. This smooth structure transitions to a more rough, tetragonal crystalline structure (t-ZrO2) as the layer is made thicker. Accordingly, in high density embodiments, such as in MOS gate dielectric layers where a relatively smooth ZrO2 layer is desirable, the ZrO2 layer 14 should be less than about 5 nm in thickness. In capacitor applications where the smoothness of the ZrO2 layer is less critical, the ZrO2 layer 14 can be made thicker than the lanthanide oxide layer 16 to achieve a higher dielectric constant.
  • [0025]
    As mentioned above, one embodiment of the invention is a MOS transistor made with the composite laminate dielectric layer 12 for the gate dielectric. FIG. 2 is a cross-sectional view of a general MOS transistor 40 exemplifying one such embodiment of invention. The transistor 40 includes conventional doped silicon semiconductor source/drain regions 42 and 44, which are disposed in a substrate 46 a gate electrode 52, and a gate dielectric layer 12 a. As is well known, when a sufficient voltage is applied to the gate electrode 52, a conductive channel region 48 disposed in the substrate 46 between the source/drain regions 42 and 44 is formed. The MOS transistor 40 of the invention has a gate dielectric layer 12 a made of the composite laminate dielectric layer 12, which includes the ZrO2 layer 14 and the lanthanide oxide layer 16. The thickness of the ZrO2 layer 14 is about 1-6 nm, in various embodiments, and typically about 3 nm or about 6 nm. The thickness of the lanthanide oxide layer 16 in these embodiments is about 2-12 nm. The thickness of the composite laminate dielectric layer 12 is therefore about 3 to 18 nm, and more typically about 4-15 nm.
  • [0026]
    FIG. 3 is a cross-sectional view of a semiconductor capacitor 60 according to another embodiment of the invention. As appreciated by one of ordinary skill in the art, the capacitor 60 can be used in a semiconductor memory cell, for example, in a DRAM. The capacitor 60 includes a conventional electrode 62, which is formed from a conductive material such as a metal, polysilicon or doped polysilicon. The electrode 62 is adjacent to one side of the composite laminate dielectric layer 12 c which is formed of the ZrO2 layer 14 c and the lanthanide oxide layer 16 c. Another electrode 64 is adjacent to another side of the composite laminate dielectric layer 12 c. In a DRAM memory cell application, the electrode 64 can be coupled to an access device, such as a transistor. The thickness of the ZrO2 layer 14 is about 1-6 nm, in various embodiments, and typically about 3 nm or about 6 nm. The thickness of the lanthanide oxide layer 16 in these embodiments is about 2-12 nm. The thickness of the composite laminate dielectric layer 12 is therefore about 3 to 18 nm, and more typically about 4-15 nm.
  • [0027]
    FIGS. 4A and 4B are diagrams that depict other embodiments of the invention, which include memory cells that contain one or more composite laminate dielectric layers. FIGS. 4A and 4B illustrate pairs of stacked 70 and trench type 71 DRAM memory cells, respectively. The DRAMS include capacitors 60 comprised of the storage electrodes 62 and the plate electrodes 64. The storage electrodes 62 and plate electrodes 64 can be made of any conductive or semiconductive material. Typically, the storage electrodes 62 and the plate electrodes 64 are made of polycrystalline or crystalline silicon, a refractory metal such as W, Mo, Ta, Ti or Cr, or suicides thereof such as WSi2, MoSi2, TaSi2 or TiSi2. Other metals or metal silicides may be used in various designs. It will be appreciated that the electrodes 62 and 64 may be made from still other materials without departing from the scope of the invention. In certain embodiments, in the DRAM, the storage electrodes 62 and the plate electrodes 64 of the capacitor 60 are separated by the composite laminate dielectric layer 12 c that includes the ZrO2 layer 14 c and the lanthanide oxide layer 16 c.
  • [0028]
    The capacitor 60 is used to store charge representing one bit of data. Access to the capacitor is made via a wordline 52 and digitline 78. The wordline 52 is the gate electrode 52 of the transistor 40 that is used to form a conductive channel between source/drain regions 42 and 44 when sufficient voltage is applied to the wordline 16. In certain embodiments of the DRAMS of the invention, the gate electrode 52 is located above the gate dielectric layer 12 a made of composite laminate gate dielectric material 12, having the ZrO2 layer 14 a and the lanthanide oxide layer 16 a.
  • [0029]
    As depicted in FIGS. 4A and 4B, the composite laminate dielectric layer 12 is used as both the gate dielectric 12 a as well as the capacitor dielectric 12 c. Although depicted for use as both the gate dielectric 12 a and the capacitor dielectric 12 c, it will be appreciated that the composite laminate dielectric layer 12 may be used in only one of such locations, both locations or in other locations in a DRAM where a dielectric may be used.
  • [0030]
    Although the ZrO2 layer 14 and lanthanide oxide layer 16 in the embodiments shown in the foregoing Figures are depicted with the ZrO2 layer 14 positioned below the lanthanide oxide layer 16, the relative position of the layers can be reversed in various applications. The order of placement of the layers depends on the particular fabrication process for the semiconductor device and relative position of the layers with respect to other components of the device. In certain embodiments, the ZrO2 layer 14 can be formed first by depositing the ZrO2 onto and approriate surfaces by one of the RS-ALD deposition methods described herein after. Alternatively, in other embodiments, the lanthanide oxide layer 16 can be deposited first, using for example, the e-beam deposition method described herein after. In most embodiments, the ZrO2 layer 14 will be deposited first because the thickness of this layer can easily be controlled by the number of cycles used in the RS-ALD and typically forms a smooth surface on polysilicon, crystalline silicon, or other substrates.
  • [0031]
    Another aspect of the invention includes methods of forming a semiconductor structure that include forming the composite laminate dielectric layer 12 by forming the ZrO2 layer 14 and then forming the layer of lanthanide oxide 16 on the surface of the ZrO2 layer 14, or vice versa.
  • [0032]
    There are a variety of methods of depositing the ZrO2 layer used in various embodiments of the invention. One embodiment uses DC magnetron-reactive-sputtering from a Zr target in an Ar+O2 ambient atmosphere with an O2 flow rate of 2 sccm and total pressure of 40 mTorr, as described by for example, by Wen-Jie Qi, et al, Technical Digest of IEDM, 145, 1999. The sputtering may be done at different temperatures and at different power levels. After sputtering, the samples are furnace annealed in either an O2 or an N2 ambient atmospheres. The ZrO2 films deposited using this technique are amorphous and form a thin interfacial silicate layer of about 9 Å thickness. This interfacial layer can be minimized through optimization of process parameters such as power and temperature. There is no significant inter-diffusion between ZrO2 and Si. After high temperature annealing, the layer grows and converts to a more stoichiometric ZrO2 layer.
  • [0033]
    Another method for depositing the ZrO2 layer 14 in certain embodiments is atomic layer chemical vapor deposition (AL-CVD) as described for example by M. Copel, et al, Appl. Phys. Lett., 76, 436, 2000. Films of ZrO2 are grown using alternating surface saturation reactions of ZrCl4 and H2O at about 300 C. After film growth, the substrates may be transferred in air to a characterization system where they are treated to in situ annealing under ultra high vacuum or to oxidizing in a stainless-steel turbo-pumped side chamber. In certain practices, prior to deposition, a 15 Å thick SiO2 layer may be grown by thermal oxidation in a separate furnace. In these practices, samples can be treated to dilute 5% HF for 2 min prior to AL-CVD growth of the ZrO2 layer 14 to remove the SiO2. It should be noted, however, that attempts to grow ZrO2 directly on HF stripped silicon, without prior silicon oxide oxidation may result in uneven and discontinuous ZrO2 films.
  • [0034]
    Another technique for depositing the ZrO2 layer 14 in certain embodiments, is a pulsed-laser-ablation deposition method as described for example, by Yamaguchi et al. Solid State Devices and Materials, 228-229, 2000. Ultra-thin ZrO2 layers having a large dielectric constant and a smooth interface can be formed using this technique.
  • [0035]
    Another technique for depositing the ZrO2 layer 14 used in other embodiments, is in-situ rapid thermal processing as described, for example, by H. Lee et al, IEDM 2000, 27-30, 2000. Lee et al. reported the MOS characteristics of ultra thin, high quality CVD ZrO2 and Zr silicate (Zr27Si10O63) gate dielectrics deposited on silicon substrates by this method. These high-k gate dielectrics showed an excellent EOT of 8.9 Å (ZrO2) and 9.6 Å (Zr27Si10O63) with extremely low leakage current of 20 mA/cm2 and 23 mA/cm2 at Vg=−1 V, respectively.
  • [0036]
    Yet another method for depositing the ZrO2 layer 14 in other embodiments, is Jet-Vapor-Deposition (JVD), as described, for example, by Z. J. Luo et al., 2001 Symposium on VLSI Technology Digest of Technical Papers, 135-13 Luo et al. demonstrated that films with EOT of 1 nm possess high thermal stability, low leakage, high reliability and other good electrical properties. The composition of JVD films varies with thickness. Thinner films are found to be Zr silicate-like whereas thicker films are likely graded with a transition to stoichiometric ZrO2. In addition, these films were found to survive annealing temperatures as high as 1000 C.
  • [0037]
    Still another method for forming a ZrO2 layer 14 in other embodiments, is to use a modification of the low temperature oxidation method for forming a silicon oxide layer described, for example, by Saito et al. which uses oxygen generated in a high-density krypton plasma (Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials”, 152-153, 1999. In the modified method, instead of oxidizing silicon with atomic oxygen generated in the high-frequency krypton plasma at about 400 C., a thin film of Zr is first deposited on the silicon substrate by simple thermal evaporation, preferably using electron-beam evaporation of an ultra high purity Zr metal slug at a low temperature of about 150-200 C. This forms a thin film of Zr on the silicon while maintaining an atomically smooth surface. After forming the layer of Zr metal, it is oxidized to ZrO2 using the high frequency krypton plasma at about 300-500 C.
  • [0038]
    Still another and more preferred method for forming the ZrO2 layer 14 in other embodiments, is to use reaction sequence atomic layer deposition (RS-ALD) of a ZrI4 precursor followed by deposition of oxygen reactants in multiple cycles to sequentially grow the ZrO2 layer as described, for example, by Kukli et al., J. of the Electochemical Soc., 148 (12) F227-F232, 2001. In this method, the silicon substrate is first etched by treatment with about 5% HF to remove any native SiO2 formed on the surface. The etched substrate is then placed in an RS-ALD reaction vessel along with an open reservoir containing the ZrI4 precursor. The pressure in the reaction ALD reaction vessel is lowered to a value of about 250 Pa or lower for one or more pulse periods of about 0.5 to 5 seconds. A pressure of about 250 Pa is a suitable pressure for evaporating the ZrI4 and a pulse of about 0.5-2 seconds is sufficient to deposit a layer of about 0.5 to 5 angstroms per cycle. The temperature in the reaction vessel is typically maintained between about 230 and 325 C. Oxygen is then supplied by a vapor of an H2O—H2O2 precursor generated form an external reservoir at room temperature. The oxygen precursor material is passed into the ALD reaction vessel after each ZrI4 evaporative precursor pulse for a period of about 2 seconds or less.
  • [0039]
    Between each ZrI4 evaporation pulse and oxygen pulse and between each oxygen pulse and the next evaporative pulse, the reaction vessel is purged with a suitable carrier gas, such as nitrogen or a noble gas, to separate the precursors flows in the gas phase and remove excess reactants and by-products from the system. A suitable purge time for efficiency is about 2 seconds or less. Approximately 6 to 50, and typically about 10-20 evaporative cycles of 2 seconds in duration at a temperature of about 230 to 600 C. is suitable for forming a ZrO2 oxide layer of about to 2 to about 5 nm in thickness. In various embodiments, temperatures of about 230 C. to 350 C., 272-325 C. or 272-275 C. are used because less residual iodine remains in the final layers and these temperatures lead to better quality oxides having a cubic ZrO2 lattice structure at the silicon/ZrO2 interface only giving way to a tetragonal lattice structure with increasing layer thickness. Temperatures greater than about 350 C. tend to form films with more t-ZrO2 structure and reduced capacitance. The permittivity of a ZrO2 layer of 2 to 5 nm in thickness made the foregoing method is about 2-8 at 100 kHz and has an EOT of about 0.3 to about 2.4 nm.
  • [0040]
    Once the ZrO2 layer 14 is deposited, the lanthanide oxide layer 16 is deposited thereon by any suitable technique. A preferred technique for depositing the lanthanide oxide layer is e-beam evaporation. FIG. 5 illustrates an e-beam evaporator chamber 90 suitable for forming the lanthanide oxide layer 16 (or in certain embodiments, for forming a Zr precursor layer) according to the invention. The e-beam evaporator includes a removable chamber vessel 92 made of metal, quartz or other suitable high temperature tolerant material. The chamber vessel is located on top of a base plate 94. The substrate 96, optionally with a previously deposited layer of ZrO2 14, is held in a substrate support device 98 with the target surface facing a shutter 100 that controls exposure of the substrate surface to the beam of evaporated lanthanide oxide 102 emitted by bombardment from an electron gun 104 situated in the lower part of the chamber below the shutter 100.
  • [0041]
    The temperature of the substrate 96 and chamber environment is controlled by a heater 106 assembly that may include an optional reflector 97 in proximity to the substrate 96. The temperature in the chamber is raised to about 2000 C. to ensure efficient e-beam evaporation and deposition of the lanthanide oxide 102. An oxygen distribution ring 108 is located below the shutter 100. The oxygen distribution ring is a manifold that distributes oxygen around the surface of the substrate 96 at final pressure of about 10−7 Torr. The electron beam evaporation chamber 90 is configured with a vacuum pump 110 for evacuating the chamber to a pressure of about 10−6 Torr or less. Oxygen pressure in the chamber is regulated by oxygen control regulator 112. A small amount of oxygen is needed in the chamber to ensure that the deposited layer of lanthanide oxide is completely oxidized because the process of e-beam evaporation tends to degrade the oxidation stoichiometry of the lanthanide oxide material 102. Optional detectors or monitors may be included on the interior or exterior of the chamber 90, such as an interiorly situated detector 114 for detecting the thickness of the layer and the exteriorly situated monitor 116 for displaying the thickness of the layer. The lanthanide oxide layer 16 is formed to a suitable thickness of 2-10 nm on the surface of the substrate or ZrO2 layer 14 by controlling the duration of electron beam evaporation.
  • [0042]
    From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the following claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5763922 *Feb 28, 1997Jun 9, 1998Intel CorporationCMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers
US6420279 *Jun 28, 2001Jul 16, 2002Sharp Laboratories Of America, Inc.Methods of using atomic layer deposition to deposit a high dielectric constant material on a substrate
US6492283 *Feb 22, 2001Dec 10, 2002Asm Microchemistry OyMethod of forming ultrathin oxide layer
US6660660 *Aug 31, 2001Dec 9, 2003Asm International, Nv.Methods for making a dielectric stack in an integrated circuit
US6902763 *Oct 16, 2000Jun 7, 2005Asm International N.V.Method for depositing nanolaminate thin films on sensitive surfaces
US6967154 *Aug 26, 2002Nov 22, 2005Micron Technology, Inc.Enhanced atomic layer deposition
US7026219 *Feb 11, 2002Apr 11, 2006Asm America, Inc.Integration of high k gate dielectric
US20010032995 *Jan 17, 2001Oct 25, 2001Jon-Paul MariaLanthanum oxide-based gate dielectrics for integrated circuit field effect transistors and methods of fabricating same
US20040106249 *Jun 19, 2003Jun 3, 2004Hannu HuotariMethod to fabricate dual metal CMOS devices
US20040219746 *Apr 29, 2003Nov 4, 2004Micron Technology, Inc.Systems and methods for forming metal oxide layers
US20050077519 *Oct 10, 2003Apr 14, 2005Kie AhnLanthanide oxide/zirconium oxide atomic layer deposited nanolaminate gate dielectrics
US20050160981 *Aug 28, 2002Jul 28, 2005Micron Technology, Inc.Systems and methods for forming zirconium and/or hafnium-containing layers
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7393736Aug 29, 2005Jul 1, 2008Micron Technology, Inc.Atomic layer deposition of Zrx Hfy Sn1-x-y O2 films as high k gate dielectrics
US7544596Aug 30, 2005Jun 9, 2009Micron Technology, Inc.Atomic layer deposition of GdScO3 films as gate dielectrics
US7662729Apr 28, 2005Feb 16, 2010Micron Technology, Inc.Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer
US7670646Jan 5, 2007Mar 2, 2010Micron Technology, Inc.Methods for atomic-layer deposition
US7687409Mar 29, 2005Mar 30, 2010Micron Technology, Inc.Atomic layer deposited titanium silicon oxide films
US7700989Dec 1, 2006Apr 20, 2010Micron Technology, Inc.Hafnium titanium oxide films
US7709402Feb 16, 2006May 4, 2010Micron Technology, Inc.Conductive layers for hafnium silicon oxynitride films
US7719065Aug 29, 2005May 18, 2010Micron Technology, Inc.Ruthenium layer for a dielectric layer containing a lanthanide oxide
US7772132 *Jun 29, 2006Aug 10, 2010Hynix Semiconductor, Inc.Method for forming tetragonal zirconium oxide layer and method for fabricating capacitor having the same
US7867919Dec 8, 2006Jan 11, 2011Micron Technology, Inc.Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer
US7869242Apr 28, 2009Jan 11, 2011Micron Technology, Inc.Transmission lines for CMOS integrated circuits
US7875912May 23, 2008Jan 25, 2011Micron Technology, Inc.Zrx Hfy Sn1-x-y O2 films as high k gate dielectrics
US7915174Jul 22, 2008Mar 29, 2011Micron Technology, Inc.Dielectric stack containing lanthanum and hafnium
US7923381Jul 11, 2008Apr 12, 2011Micron Technology, Inc.Methods of forming electronic devices containing Zr-Sn-Ti-O films
US7956168May 25, 2007Jun 7, 2011Praxair Technology, Inc.Organometallic compounds having sterically hindered amides
US7972974Jan 10, 2006Jul 5, 2011Micron Technology, Inc.Gallium lanthanide oxide films
US8003985Feb 17, 2009Aug 23, 2011Micron Technology, Inc.Apparatus having a dielectric containing scandium and gadolinium
US8071476Aug 31, 2005Dec 6, 2011Micron Technology, Inc.Cobalt titanium oxide dielectric films
US8076249Mar 24, 2010Dec 13, 2011Micron Technology, Inc.Structures containing titanium silicon oxide
US8084370Oct 19, 2009Dec 27, 2011Micron Technology, Inc.Hafnium tantalum oxynitride dielectric
US8084808May 20, 2008Dec 27, 2011Micron Technology, Inc.Zirconium silicon oxide films
US8154066Dec 1, 2006Apr 10, 2012Micron Technology, Inc.Titanium aluminum oxide films
US8237216Oct 29, 2010Aug 7, 2012Micron Technology, Inc.Apparatus having a lanthanum-metal oxide semiconductor device
US8273177Aug 31, 2009Sep 25, 2012Micron Technology, Inc.Titanium-doped indium oxide films
US8278225Oct 12, 2009Oct 2, 2012Micron Technology, Inc.Hafnium tantalum oxide dielectrics
US8313994Mar 8, 2010Nov 20, 2012Tokyo Electron LimitedMethod for forming a high-K gate stack with reduced effective oxide thickness
US8399365Dec 12, 2011Mar 19, 2013Micron Technology, Inc.Methods of forming titanium silicon oxide
US8445952Oct 30, 2009May 21, 2013Micron Technology, Inc.Zr-Sn-Ti-O films
US8455959Dec 5, 2011Jun 4, 2013Micron Technology, Inc.Apparatus containing cobalt titanium oxide
US8466016Dec 20, 2011Jun 18, 2013Micron Technolgy, Inc.Hafnium tantalum oxynitride dielectric
US8497542Jan 18, 2011Jul 30, 2013Micron Technology, Inc.ZrXHfYSn1-X-YO2 films as high K gate dielectrics
US8501563Sep 13, 2012Aug 6, 2013Micron Technology, Inc.Devices with nanocrystals and methods of formation
US8524618Sep 13, 2012Sep 3, 2013Micron Technology, Inc.Hafnium tantalum oxide dielectrics
US8541276Apr 9, 2012Sep 24, 2013Micron Technology, Inc.Methods of forming an insulating metal oxide
US8558325May 17, 2010Oct 15, 2013Micron Technology, Inc.Ruthenium for a dielectric containing a lanthanide
US8581352Aug 31, 2009Nov 12, 2013Micron Technology, Inc.Electronic devices including barium strontium titanium oxide films
US8603907Aug 19, 2011Dec 10, 2013Micron Technology, Inc.Apparatus having a dielectric containing scandium and gadolinium
US8628615Sep 14, 2012Jan 14, 2014Micron Technology, Inc.Titanium-doped indium oxide films
US8759170Jun 11, 2013Jun 24, 2014Micron Technology, Inc.Hafnium tantalum oxynitride dielectric
US8785312Nov 28, 2011Jul 22, 2014Micron Technology, Inc.Conductive layers for hafnium silicon oxynitride
US8895442Jun 3, 2013Nov 25, 2014Micron Technology, Inc.Cobalt titanium oxide dielectric films
US8907486Oct 11, 2013Dec 9, 2014Micron Technology, Inc.Ruthenium for a dielectric containing a lanthanide
US8921914Aug 5, 2013Dec 30, 2014Micron Technology, Inc.Devices with nanocrystals and methods of formation
US8933449Dec 6, 2013Jan 13, 2015Micron Technology, Inc.Apparatus having a dielectric containing scandium and gadolinium
US9129961Jul 1, 2011Sep 8, 2015Micron Technology, Inc.Gallium lathanide oxide films
US9202686Nov 8, 2013Dec 1, 2015Micron Technology, Inc.Electronic devices including barium strontium titanium oxide films
US20030228747 *Jun 5, 2002Dec 11, 2003Micron Technology, Inc.Pr2O3-based la-oxide gate dielectrics
US20050148127 *Nov 15, 2004Jul 7, 2005Samsung Electronics Co., Ltd.Semiconductor device including gate dielectric layer formed of high dielectric alloy and method of fabricating the same
US20060281330 *Jun 14, 2005Dec 14, 2006Micron Technology, Inc.Iridium / zirconium oxide structure
US20070049054 *Aug 31, 2005Mar 1, 2007Micron Technology, Inc.Cobalt titanium oxide dielectric films
US20070232081 *Jun 29, 2006Oct 4, 2007Hynix Semiconductor Inc.Method for forming tetragonal zirconium oxide layer and method for fabricating capacitor having the same
US20070234949 *Apr 7, 2006Oct 11, 2007Micron Technology, Inc.Atomic layer deposited titanium-doped indium oxide films
US20080032062 *May 25, 2007Feb 7, 2008Meiere Scott HOrganometallic compounds having sterically hindered amides
US20080224240 *May 23, 2008Sep 18, 2008Micron Technology, Inc.ATOMIC LAYER DEPOSITION OF Zrx Hfy Sn1-x-y O2 FILMS AS HIGH k GATE DIELECTRICS
US20090152620 *Feb 17, 2009Jun 18, 2009Micron Technology, Inc.ATOMIC LAYER DEPOSITION OF GdScO3 FILMS AS GATE DIELECTRICS
US20100248464 *Mar 8, 2010Sep 30, 2010Tokyo Electron LimitedMETHOD FOR FORMING A HIGH-k GATE STACK WITH REDUCED EFFECTIVE OXIDE THICKNESS
US20110121378 *Jan 18, 2011May 26, 2011Ahn Kie YZrXHfYSn1-X-YO2 FILMS AS HIGH K GATE DIELECTRICS
WO2010111453A1 *Mar 25, 2010Sep 30, 2010Tokyo Electron LimitedMethod for forming a high-k gate stack with reduced effective oxide thickness
Classifications
U.S. Classification438/785, 257/E21.647, 257/E21.654
International ClassificationC23C16/40, H01L21/469, H01L21/31, C23C14/08, H01L21/28, H01L29/51, H01L21/314, H01L21/00, H01L21/8242
Cooperative ClassificationH01L21/3142, C23C14/08, H01L27/10873, H01L21/28194, H01L29/513, H01L29/517, C23C16/405, H01L27/1085
European ClassificationH01L29/51M, C23C14/08, C23C16/40H, H01L21/314A2, H01L21/28E2C2D, H01L29/51B2