Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050127397 A1
Publication typeApplication
Application numberUS 11/050,598
Publication dateJun 16, 2005
Filing dateFeb 3, 2005
Priority dateFeb 23, 2001
Also published asEP1386354A2, US6956250, US20020117695, WO2002069373A2, WO2002069373A3, WO2002069373A9
Publication number050598, 11050598, US 2005/0127397 A1, US 2005/127397 A1, US 20050127397 A1, US 20050127397A1, US 2005127397 A1, US 2005127397A1, US-A1-20050127397, US-A1-2005127397, US2005/0127397A1, US2005/127397A1, US20050127397 A1, US20050127397A1, US2005127397 A1, US2005127397A1
InventorsRicardo Borges, Kevin Linthicum, T. Weeks, Thomas Gehrke
Original AssigneeNitronex Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Gallium nitride materials including thermally conductive regions
US 20050127397 A1
Abstract
The invention includes providing gallium nitride materials including thermally conductive regions and methods to form such materials. The gallium nitride materials may be used to form semiconductor devices. The thermally conductive regions may include heat spreading layers and heat sinks. Heat spreading layers distribute heat generated during device operation over relatively large areas to prevent excessive localized heating. Heat sinks typically are formed at either the backside or topside of the device and facilitate heat dissipation to the environment. It may be preferable for devices to include a heat spreading layer which is connected to a heat sink at the backside of the device. A variety of semiconductor devices may utilize features of the invention including devices on silicon substrates and devices which generate large amounts of heat such as power transistors.
Images(7)
Previous page
Next page
Claims(30)
1. A semiconductor structure comprising:
a substrate;
a gallium nitride material device region having a crack level of less than 0.005 micron/micron2 and formed over the substrate;
a heat spreading layer formed over the substrate, the heat spreading layer having a greater thermal conductivity than that of the gallium nitride material region and capable of conducting heat generated in the gallium nitride material device region; and
a heat sink.
2. The semiconductor structure of claim 1, wherein the heat spreading layer is formed between the substrate and the gallium nitride material region.
3. The semiconductor structure of claim 1, wherein the heat spreading layer comprises a compound of the group consisting of group III nitrides and silicon carbide.
4. The semiconductor structure of claim 1, wherein the heat spreading layer comprises AlxGa(1-x)N, wherein x>0.5.
5. The semiconductor structure of claim 1, wherein the heat spreading layer has a thermal conductivity greater than or equal to about 1.7 W/m2ĚK.
6. The semiconductor structure of claim 1, wherein the heat spreading layer is in direct contact with the gallium nitride material region.
7. The semiconductor structure of claim 1, wherein the heat sink extends from a surface of the semiconductor structure.
8. The semiconductor structure of claim 7, wherein the heat sink extends from a backside of the semiconductor structure.
9. The semiconductor structure of claim 7, wherein the heat sink extends from a topside of the semiconductor structure.
10. The semiconductor structure of claim 1, wherein the heat sink extends to a heat generating region within the semiconductor structure.
11. The semiconductor structure of claim 1, wherein the heat sink has a surface exposed to the environment.
12. The semiconductor structure of claim 1, wherein the heat sink is in contact with the heat spreading layer.
13. The semiconductor structure of claim 1, wherein the heat sink comprises a thermally conductive material deposited in a via.
14. The semiconductor structure of claim 1, wherein the heat sink comprises a channel.
15. The semiconductor structure of claim 1, wherein the heat sink comprises a layer.
16. The semiconductor structure of claim 1, wherein the gallium nitride material region includes a plurality of gallium nitride material layers.
17. The semiconductor structure of claim 1, wherein the semiconductor structure forms a transistor.
18. The semiconductor structure of claim 1, wherein the gallium nitride material region is substantially free of cracks.
19. The semiconductor structure of claim 1, wherein the gallium nitride material layer is monocrystalline.
20. The semiconductor structure of claim 1, wherein the heat sink comprises a via.
21. The semiconductor structure of claim 1, comprising a silicon substrate.
22. The semiconductor structure of claim 1, further comprising an electrical contact formed on the semiconductor structure.
23. A method of forming a semiconductor structure comprising:
forming a heat spreading layer over a substrate;
forming a device structure comprising a gallium nitride material region having a crack level of less than 0.005 micron/micron2 over the substrate; and
forming a heat sink associated with the semiconductor structure,
wherein the heat spreading layer has a greater thermal conductivity than that of the gallium nitride material region and is capable of conducting heat generated by the device structure.
24. The method of claim 23, wherein forming the heat sink comprising etching a via extending from the surface of the semiconductor structure.
25. The method of claim 23, further comprising processing the semiconductor structure to form a transistor.
26. The method of claim 23, further comprising processing the semiconductor structure to form a light emitting device.
27. A method of operating a semiconductor device comprising:
operating a semiconductor device comprising a gallium nitride material region formed over a silicon substrate;
transmitting heat generated by the device through a heat spreading layer formed over the substrate; and
dissipating heat generated by the device through a heat sink associated with the semiconductor device.
28. The method of claim 27, wherein the device is a transistor.
29. The method of claim 27, wherein the heat sink comprises a channel.
30. The method of claim 27, further comprising passing a cooling medium through the channel.
Description
    RELATED APPLICATIONS
  • [0001]
    This application is a continuation application of U.S. application Ser. No. 09/792,409, entitled “Gallium Nitride Materials Including Thermally Conductive Regions”, filed Feb. 23, 2001, which is incorporated herein by reference.
  • FIELD OF INVENTION
  • [0002]
    The invention relates generally to semiconductor materials and, more particularly, to gallium nitride materials and methods of producing gallium nitride materials.
  • BACKGROUND OF INVENTION
  • [0003]
    Gallium nitride materials include gallium nitride (GaN) and its alloys such as aluminum gallium nitride (AlGaN), indium gallium nitride (InGaN), and aluminum indium gallium nitride (AlInGaN). These materials are semiconductor compounds that have a relatively wide, direct bandgap which permits highly energetic electronic transitions to occur. Such electronic transitions can result in gallium nitride materials having a number of attractive properties including the ability to efficiently emit blue light, the ability to transmit signals at high frequency, and others. Accordingly, gallium nitride materials are being widely investigated in many semiconductor device applications such as transistors, field emitters, and optoelectronic devices.
  • [0004]
    Gallium nitride materials have been formed on a number of different substrates including silicon carbide (SiC), sapphire, and silicon. Device structures, such as doped regions, may then be formed within the gallium nitride material region. In certain device applications, heat is generated as a result of resistance to current flow within the device. In particular, active device areas and/or highly resistive regions may generate large amounts of localized heat. The excessive heat may damage the device or cause performance problems. Therefore, it is desirable to distribute and/or dissipate heat generated within the device.
  • [0005]
    Certain substrates, such as SiC, are relatively good thermal conductors which can facilitate heat distribution and/or dissipation during device operation. However, silicon only moderately conducts heat. Therefore, heat generally is not efficiently distributed or dissipated through silicon substrates.
  • SUMMARY OF INVENTION
  • [0006]
    The invention includes providing gallium nitride materials including thermally conductive regions and methods to form such materials. The gallium nitride materials may be used to form semiconductor devices. The thermally conductive regions may include heat spreading layers and heat sinks. Heat spreading layers distribute heat generated during device operation over relatively large areas to prevent excessive localized heating. Heat sinks typically are formed at either the backside or topside of the device and facilitate heat dissipation to the environment. It may be preferable for devices to include a heat spreading layer which is connected to a heat sink at the backside of the device. A variety of semiconductor devices may utilize features of the invention including devices on silicon substrates and devices which generate large amounts of heat such as power transistors.
  • [0007]
    In one aspect, the invention provides a semiconductor structure. The semiconductor structure includes a substrate and a gallium nitride material region formed over the substrate. The semiconductor structure further includes a heat spreading layer formed over the substrate. The heat spreading layer has a greater thermal conductivity than that of the gallium nitride material region. The semiconductor structure further includes a heat sink formed in the semiconductor structure.
  • [0008]
    In another aspect, the invention provides a semiconductor structure. The semiconductor structure includes a substrate and a gallium nitride material region formed over the substrate. A semiconductor device is formed, at least in part, in the gallium nitride material region. The semiconductor structure includes a heat spreading layer formed over the substrate. The heat spreading layer has a greater thermal conductivity than that of each of the gallium nitride material region and the substrate.
  • [0009]
    In another aspect, the invention provides a semiconductor structure. The semiconductor structure includes a substrate and a gallium nitride material region formed over the substrate. A heat sink extends from a surface of the semiconductor structure.
  • [0010]
    In another aspect, the invention provides a semiconductor structure. The semiconductor structure includes a silicon substrate and a gallium nitride material region formed over the substrate. A semiconductor device is formed, at least in part, in the gallium nitride material region. The semiconductor structure further includes a thermal region capable of distributing and dissipating heat generated by the device.
  • [0011]
    In another aspect, the invention provides a method of forming a semiconductor structure. The method includes forming a heat spreading layer over a substrate, forming a gallium nitride material region over the substrate, and forming a heat sink in the semiconductor structure. The heat spreading layer has a greater thermal conductivity than that of the gallium nitride material region.
  • [0012]
    In another aspect, the invention provides a method of forming a semiconductor structure. The method includes forming a heat spreading layer over a substrate, and forming a gallium nitride material region over the substrate. The heat spreading layer has a greater thermal conductivity than that of both the gallium nitride material region and the substrate.
  • [0013]
    In another aspect, the invention provides a method of forming a semiconductor structure. The method includes forming a gallium nitride material region over a substrate, and forming a heat sink extending from a surface of the semiconductor structure.
  • [0014]
    Among other advantages, the invention provides a mechanism for effectively distributing and/or dissipating heat in gallium nitride material devices. The devices, thus, can operate under conditions which generate amounts of heat that would otherwise result in damage and/or performance problems.
  • [0015]
    The invention also enables heat distribution and dissipation in gallium nitride devices formed on substrates, such as silicon, which are poor or moderate thermal conductors. Despite its poor thermal conductivity, it may be advantageous to form devices on silicon substrates due to other advantages associated with silicon substrates including availability, cost, size, and ease of processing.
  • [0016]
    In other embodiments, the invention provides a mechanism for effectively adding heat to gallium nitride material devices, for example, to maintain a substantially constant temperature of the device which may be desired in certain applications.
  • [0017]
    It should be understood that not every embodiment of the invention has all of the advantages described herein. Other advantages, aspects, and features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0018]
    FIG. 1 illustrates a gallium nitride material device including a heat spreading layer connected to a heat sink according to one embodiment of the present invention.
  • [0019]
    FIG. 2 illustrates a gallium nitride material device including a heat sink that extends through the heat spreading layer according to one embodiment of the present invention.
  • [0020]
    FIG. 3 illustrates a gallium nitride material device including a heat sink formed from conductive material deposited within a via that extends from a backside of a device according to one embodiment of the present invention.
  • [0021]
    FIG. 4 illustrates a gallium nitride material device including a heat sink with an interface layer according to one embodiment of the present invention.
  • [0022]
    FIG. 5 is a side view of a gallium nitride material device including a heat sink channel that extends laterally across the device according to one embodiment of the present invention.
  • [0023]
    FIG. 6 illustrates a gallium nitride material device that includes a heat spreading layer that is not in direct contact with a heat sink according to one embodiment of the present invention.
  • [0024]
    FIG. 7 illustrates a gallium nitride material device that includes a heat spreading layer without a heat sink according to one embodiment of the present invention.
  • [0025]
    FIG. 8 illustrates a gallium nitride material device that includes a heat sink without a heat spreading layer according to one embodiment of the present invention.
  • [0026]
    FIG. 9 illustrates a gallium nitride material device that includes a heat sink that extends from a topside of the device according to one embodiment of the present invention.
  • [0027]
    FIG. 10 illustrates a gallium nitride material device that includes a heat sink that directly contacts a heat generation region according to one embodiment of the present invention.
  • [0028]
    FIG. 11 illustrates a gallium nitride material device that includes a heat spreading layer at a topside of the device according to one embodiment of the present invention.
  • DETAILED DESCRIPTION OF INVENTION
  • [0029]
    The invention provides gallium nitride material devices including thermally conductive regions and methods to form such devices.
  • [0030]
    Referring to FIG. 1, a semiconductor device 10 according to one embodiment of the invention is shown. Device 10 includes a gallium nitride material device region 12 formed over a substrate 14. As described further below, device structures are typically formed, at least in part, within gallium nitride material device region 12. A heat spreading layer 16 is formed between gallium nitride material region 12 and substrate 14. Heat spreading layer 16 distributes heat generated within device region 12 which otherwise may damage the device or effect performance. In the illustrative embodiment, device 10 also includes a heat sink 18 that extends from a backside 20 of the device. As shown, heat sink 18 is connected to spreading layer 16 so that heat conducted from the spreading layer may be dissipated, for example to the environment, by the heat sink.
  • [0031]
    It should be understood that when a layer is referred to as being “on” or “over” another layer or substrate, it can be directly on the layer or substrate, or an intervening layer also may be present. A layer that is “directly on” another layer or substrate means that no intervening layer is present. It should also be understood that when a layer is referred to as being “on” or “over” another layer or substrate, it may cover the entire layer or substrate, or a portion of the layer or substrate. As referred to herein, the term “backside” refers to the bottom surface of the device and the term “topside” refers to the upper surface of the device. Thus, the topside is opposite the backside of the device.
  • [0032]
    Heat spreading layer 16 conducts heat away from device region 12. In particular, spreading layer 16 conducts heat away from areas within device region 12 which generate large amounts of heat such as active device areas and/or highly resistive areas (i.e., hot spots). As described further below, spreading layer 16 is preferably designed to conduct heat sufficiently to prevent excessive localized heating which otherwise would result in damage and/or effect performance of device 10. Such damage can include structural and/or chemical damage which can degrade electronic properties of the device such as the breakdown voltage and carrier mobility.
  • [0033]
    Heat is distributed throughout the volume of spreading layer 16. Because the surface area of spreading layer 16 is typically much greater than its thickness, heat is primarily distributed over the surface area of the spreading layer. Thus, the spreading layer generally functions to distribute heat laterally over device 10.
  • [0034]
    Heat spreading layer 16 may be formed of any suitable material that has sufficient thermal conductive properties. Generally, heat spreading layer 16 has a higher thermal conductivity than that of gallium nitride material device region 12. In some preferred embodiments, such as when a silicon substrate 14 is utilized, heat spreading layer 16 also has a higher thermal conductivity than that of substrate 14. Heat spreading layer 16, for example, has a thermal conductivity of greater than or equal to about 1.7 W/m2ĚK. In other cases, when a greater conductivity is required, spreading layer 16 may have a thermal conductivity of greater than or equal to about 2.5 W/m2ĚK. In still other cases, when greater conductivities are desired, spreading layer 16 may have a thermal conductivity of greater than or equal to about 4.5 W/m2ĚK. Examples of suitable materials for heat spreading layer 16 include, but are not limited to, silicon carbide (SiC); alloys of silicon carbide and aluminum nitride (AlNxSiC(1-x)); and Group III nitrides including aluminum nitride (AlN), boron nitride (BN), and aluminum gallium nitride alloys having greater than 0.5 mole fraction of aluminum (e.g., AlxGa(1-x)N, wherein x>0.5). It should be understood that the heat spreading layer may also be made of other materials having sufficient thermal conductive properties. Aluminum nitride (AlN) heat spreading layers may be particularly preferred in some embodiments, for example, because of their ability to have other functions within device 10 such as buffer layers.
  • [0035]
    In some embodiments, heat spreading layer 16 has a constant composition throughout its thickness (t). In other embodiments, heat spreading layer 16 has a composition that varies across at least a portion of its thickness. For example, heat spreading layer 16 may include more than one layer having separate compositions. Also, heat spreading layer 16 may be a portion of a compositionally-graded transition layer formed between substrate 14 and gallium nitride material region 12. Compositionally-graded transition layers have been described in co-pending, commonly-owned, U.S. patent application Ser. No. 09/736,972, entitled “Gallium Nitride Materials and Methods,” filed on Dec. 14, 2000, which is incorporated herein by reference. Compositionally-graded transition layers also are effective in reducing crack formation in gallium nitride material device region 12 by lowering thermal stresses that result from differences in thermal expansion rates between the gallium nitride material and substrate 14 (e.g., silicon). In some embodiments, spreading layer 16 is a portion of a compositionally-graded transition layer composed of an alloy of aluminum gallium nitride (e.g., AlxGa(1-x)N or AlxInyGa(1-x-y)N) having greater than 0.5 mole fraction of aluminum (AlxGa(1-x)N, x>0.5).
  • [0036]
    The dimensions of heat spreading layer 16 depend in part upon the requirements for the particular application. Generally, heat spreading layer 16 has a thickness (t) of between about 5 nm and about 5 microns, though other dimensions also are possible. In some embodiments, relative thick (e.g., between about 100 nm and about 5 micron) heat spreading layers may be preferred to provide larger volumes which increase the amount of heat that may be distributed in the layer. In other cases, relatively thin (e.g., between about 5 nm and about 50 nm) heat spreading layers may be preferred to reduce lattice related stresses which may increase mechanical reliability during use.
  • [0037]
    In the embodiment of FIG. 1, heat spreading layer 16 extends over the entire surface area of substrate 14. In many cases, for example to maximize heat distribution over device 10, it is preferable to have heat spreading layer 16 extend over the entire surface area of substrate 14. In other cases, heat spreading layer 16 may extend over only a portion of the entire surface area of substrate 14. As shown in FIG. 2, one or more electrical contacts 19 may extend through heat spreading layer 16 to provide electrical conduction therethrough. In other embodiments (not shown) heat spreading layer 16 may only be formed proximate areas which generate excessive amounts of heat (e.g., device regions, or highly resistive regions).
  • [0038]
    As shown in FIG. 1, heat spreading layer 16 is connected to heat sink 18 to permit conduction from the spreading layer to the heat sink. In the illustrative embodiment, heat sink 18 is positioned at backside 20 to increase dissipation of heat, for example, to the environment. In other cases, heat sink 18 may be positioned at a topside surface of the device (as shown in FIG. 9). In some cases, heat sink 18 is most effective when located proximate regions which generate large amounts of heat. It should also be understood that more than one heat sink may be utilized in the same device 10.
  • [0039]
    Heat sink 18 may dissipate the heat according to different mechanisms which depend upon the particular design of the heat sink. FIGS. 3 to 5 show different embodiments of heat sink 18.
  • [0040]
    In the embodiment of FIG. 3, a device 21 has a heat sink 18 a including a conductive material 22 deposited within a via 24 that extends from backside 20. Conductive material 22 conducts heat away from device 21 to the environment and/or to a supporting structure (e.g., a platen which may be cooled by water or air) which contacts heat sink 18 during use of device 21. Thus, heat sink 18 a removes heat from device 21.
  • [0041]
    The exact dimensions and shape of via 24 depend upon the application. A typical cross-sectional area diameter of between about 300 and 500 microns at backside 20. It may be preferable for via 24 to be tapered inward away from backside 20, as shown, thus giving the via a cone shape. The inward taper can facilitate deposition of conductive material 22 within via 24. The via may taper, for example, to a diameter between about 25 microns and 75 microns.
  • [0042]
    Conductive material 22 generally may be any material having sufficient conductivity to prevent excessive heating of device 21. When the device includes both heat sink 18 and spreading layer 16, as shown in FIG. 1, it may be desirable for conductive material 22 to have a greater thermal conductivity than the material that forms the spreading layer to most efficiently dissipate heat from the device. Conductive material 22, for example, has a thermal conductivity of greater than about 3.0 W/m2ĚK. In other embodiments, conductive material 22 has a significantly greater thermal conductivity (e.g., greater than about 30 W/m2ĚK) which may enable relatively large amounts of heat to be dissipated.
  • [0043]
    Examples of suitable materials for conductive material 22 include, but are not limited to, copper, gold, polycrystalline diamond, aluminum nitride, silicon carbide, and aluminum gallium nitride alloys having greater than 0.5 mole fraction of aluminum. In some cases, processing considerations may determine, at least in part, the composition of conductive material 22. Metals that can be sputtered, such as copper and gold, may be preferred in certain cases to facilitate deposition into via 24.
  • [0044]
    In the embodiment of FIG. 4, a device 23 has a heat sink 18 b that includes an interface layer 26 deposited on walls of via 24 prior to the deposition of conductive material 22. Interface layer 26 may have a number of functions including: preventing chemical interaction between conductive material 22 and substrate 14; preventing diffusion between the conductive material and the substrate; and, improving the adherence between the conductive material and the substrate. Interface layer 26 is typically also made of a conductive material so as maintain conduction to heat sink 18 b. Examples of suitable materials for interface layer 26 are titanium and titanium/tungsten alloys. As shown, interface layer 26 may also be formed to cover backside 20 of the device, for example, for passivation functions.
  • [0045]
    In the embodiment of FIG. 5, a device 25 has a heat sink 18 c formed by a channel 28 that extends laterally across device 25 on backside 20. Channel 28 increases the surface area of backside 20 exposed to the environment which can increase the amount of heat dissipated by heat sink 18. The dimensions of channel 28 depend at least in part upon the cooling requirements and more than one channel may be utilized on the same device. In some embodiments, walls of channel 28 may be coated, for example, with a conductive material. To increase cooling of device 25, a cooling medium may be forced through channel 28. Suitable cooling mediums include gases (e.g., air) or liquids (e.g., liquid He, liquid N2).
  • [0046]
    In certain preferred embodiments of the invention, substrate 14 is a silicon substrate. Silicon substrates are relatively inexpensive, may be processed using known techniques, and are readily available in a variety of sizes (including large diameters such as 6 inches (150 mm) and 8 inches (200 mm)). A silicon substrate, as used herein, refers to any substrate that includes a silicon layer at its top surface. Examples of suitable silicon substrates include substrates that are composed of bulk silicon (e.g., silicon wafers), silicon-on-insulator (SOI) substrates, silicon-on-sapphire substrates (SOS), and separation by implanted oxygen (SIMOX) substrates, amongst others. High-quality single-crystal silicon substrates are used in many embodiments. Silicon substrates having different crystallographic orientations may be used. In some cases, silicon (111) substrates are preferred. In other cases, silicon (100) substrates are preferred.
  • [0047]
    It should be understood that in other embodiments, substrates other than silicon substrates may be used such as sapphire and silicon carbide substrates.
  • [0048]
    The thermal regions of the present invention may be particularly useful when utilizing silicon substrates because silicon has a relatively low thermal conductivity. Thus, silicon substrates generally do not effectively spread or dissipate heat generated in device 10. It should be understood that other types of substrates that have better thermal conductivities than silicon (e.g., silicon carbide) may also benefit from utilizing the thermal regions of the present invention by further enhancing the spreading or dissipation of heat.
  • [0049]
    Substrate 14 may have any dimensions and its particular dimensions are dictated by the application. Suitable diameters include, but are not limited to, 2 inches (50 mm), 4 inches (100 mm), 6 inches (150 mm), and 8 inches (200 mm). In some embodiments, silicon substrate 14 is relatively thick, for example, greater than 250 microns. Thicker substrates are generally able to resist bending which can occur, in some cases, in thinner substrates. In some embodiments, silicon substrate 14 preferably is thin (e.g., less than 100 microns), for example, to facilitate the formation of via 24 therethrough.
  • [0050]
    Gallium nitride material device region 12 comprises at least one gallium nitride material layer. In some cases, gallium nitride material device region 12 includes only one gallium nitride material layer. In other cases, gallium nitride material device region 12 includes more than one gallium nitride material layer. When more than one gallium nitride material layer is provided in device region 12, the respective layers may have different compositions and/or contain different dopants. The different layers can form different regions of the semiconductor structure. Gallium nitride material region also may include one or more layers having compositions that are non-gallium nitride materials.
  • [0051]
    As used herein, the phrase “gallium nitride material” refers to gallium nitride (GaN) and any of its alloys, such as aluminum gallium nitride (AlxGa(1-x)N), indium gallium nitride (InyGa(1-y)N), aluminum indium gallium nitride (AlxInyGa(1-x-y)N) gallium arsenide phosporide nitride (GaASaPbN(1-a-b)), aluminum indium gallium arsenide phosporide nitride (AlxInyGa(1-x-y)ASaPbN(1-a-b)), amongst others. Typically, when present, arsenic and/or phosphorous are at low concentrations (i.e., less than 5 weight percent). In certain preferred embodiments, the gallium nitride material has a high concentration of gallium and includes little or no amounts of aluminum and/or indium. In high gallium concentration embodiments, the sum of (x+y) may be less than 0.4, less than 0.2, less than 0.1, or even less. In some cases, it is preferable for the gallium nitride material layer to have a composition of GaN (i.e., x+y=0). Gallium nitride materials may be doped n-type or p-type, or may be intrinsic. Suitable gallium nitride materials have been described in U.S. patent application Ser. No. 09/736,972, incorporated herein.
  • [0052]
    Gallium nitride material region 12 is generally of high enough quality so as to permit the formation of devices therein. Preferably, gallium nitride material region 12 has a low crack level and a low defect level. In some cases, device 10 may include one or more buffer or transition layers (not shown), including the compositionally-graded transition layer described above, which may reduce crack and/or defect formation. In some embodiments, gallium nitride material region 12 has less than 109 defects/cm2. Gallium nitride materials having low crack levels have been described in U.S. patent application Ser. No. 09/736,972, incorporated herein. In some cases, gallium nitride material region 12 has a crack level of less than 0.005 μm/μm2. In some cases, gallium nitride material has a very low crack level of less than 0.001 μm/μm2. In certain cases, it may be preferable for gallium nitride material region 12 to be substantially crack-free as defined by a crack level of less than 0.0001 μm/μm2.
  • [0053]
    In certain cases, gallium nitride material region 12 includes a layer or layers which have a monocrystalline structure. In some preferred cases, gallium nitride material region 12 includes one or more layers having a Wurtzite (hexagonal) structure.
  • [0054]
    The thickness of gallium nitride material device region 12 and the number of different layers are dictated at least in part by the requirements of the specific application. At a minimum, the thickness of gallium nitride material device region 12 is sufficient to permit formation of the desired device. Gallium nitride material device region 12 generally has a thickness of greater than 0.1 micron, though not always. In other cases, gallium nitride material region 12 has a thickness of greater than 0.5 micron, greater than 0.75 micron, greater than 1.0 microns, greater than 2.0 microns, or greater than 5.0 microns.
  • [0055]
    FIG. 1 illustrates an embodiment in which heat spreading layer 16 is connected to heat sink 18. It should be understood that other embodiments may have other structures.
  • [0056]
    As shown in FIG. 6, device 30 includes heat spreading layer 16 that is not in direct contact with heat sink 18. The embodiment of FIG. 6 may provide sufficient heat distribution and dissipation. In some cases, it may be advantageous for heat sink 18 not to extend to spreading layer 16, for example, for processing reasons.
  • [0057]
    FIG. 7 shows a device 32 that includes a heat spreading layer 16 without a heat sink. Device 32 may be appropriate when heat spreading layer 16 adequately distributes heat, without the need for heat sink 18 to further dissipate heat to the environment or a supporting structure.
  • [0058]
    FIG. 8 shows a device 34 that includes a heat sink 18 without a heat spreading layer. Device 34 may be used when heat dissipation within heat sink 18 is required without the need to distribute heat using spreading layer 16.
  • [0059]
    FIG. 9 illustrates a device 35 that includes a heat sink 18 that extends from a topside 37 of the device. The embodiment of FIG. 9 may be preferred when it is advantageous for heat sink 18 to extend from topside 37 rather than backside 20, for example, for processing reasons.
  • [0060]
    FIG. 10 illustrates a device 38 that includes a heat sink 18 that extends from backside 20 to directly contact a heat generation region 40, for example, within gallium nitride material device region 12. Heat generation region 40, for example, can be an active device area or a highly resistive region. The embodiment of FIG. 10 may facilitate removal of heat from a highly localized region.
  • [0061]
    FIG. 11 illustrates a gallium nitride material device 42 that includes a heat spreading layer 16 at a topside 37 of the device. It should also be understood that the heat spreading layer may also be positioned elsewhere in the device including within gallium nitride material device region 12.
  • [0062]
    Though not illustrated in the figures, the devices of the invention may also include any number of other structures known in the art of semiconductor processing such as electrically insulating regions, doped regions, contact pads, and the like. When present, contact pads may be formed on the device topside, backside, or both. Contact pads are formed of an electrically conductive material and can provide connection to terminals of an appropriate power source through wire bonding, air bridging and the like. In certain cases when composed of a conductive material, heat sink 18 may function as a backside contact pad.
  • [0063]
    The devices described herein (e.g., device 10) may be any suitable semiconductor device known in the art including electronic and optical devices. In particular, devices that generate significant amounts of heat during operation may utilize advantages of the present invention. Exemplary devices include power generating devices (e.g., power transistor) and optical devices (e.g., high power/ultra-high brightness LEDs and laser diodes). It should be understood that other devices are also possible.
  • [0064]
    In many cases, the devices may be formed entirely within gallium nitride material region 12 (i.e., the only active device regions are within gallium nitride material region 12). In other cases, the device is formed only in part within gallium nitride material region 12 and is also formed in other regions such as substrate 14.
  • [0065]
    As described above, the devices described herein can utilize thermal regions (i.e., spreading layer 16 and heat sink 18) to distribute and/or dissipate heat in order to prevent excessive heat generation within device. In other embodiments, the devices (e.g., device 10) may utilize thermal regions (i.e., spreading layer 16 and heat sink 18) to heat and/or cool the device using an external source. For example, device 10 may be heated and/or cooled to maintain a substantially constant temperature within the device. Such external sources may be connected to a feedback system which monitors the temperature of the device and controls the amount of heat and/or cooling provided by the source. Examples of devices which may utilize heating and/or cooling from an external source include pyroelectric devices and piezoelectric devices.
  • [0066]
    The semiconductor devices of the present invention may be formed using known processing techniques. Heat spreading layer 16 and gallium nitride material device region 12 may be deposited on substrate 14, for example, using metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HVPE), amongst other techniques. In some cases, an MOCVD process may be preferred. For example, a suitable MOCVD process to form gallium nitride material device region 12 on a silicon substrate 14 has been described in U.S. patent application Ser. No. 09/736,972, incorporated herein. When gallium nitride material device region 12 has different layers, in some cases it is preferable to use a single deposition step (e.g., an MOCVD step) to form the entire device region 12. When using the single deposition step, the processing parameters are suitably changed at the appropriate time to form the different layers. In certain preferred cases, a single growth step may be used to form heat spreading layer 15 and gallium nitride material device region 12.
  • [0067]
    In some cases, it may be preferable to grow device region 12 using a lateral epitaxial overgrowth (LEO) technique that involves growing an underlying gallium nitride layer through mask openings and then laterally over the mask to form the gallium nitride material device region, for example, as described in U.S. Pat. No. 6,051,849, which is incorporated herein by reference. In some cases, it may be preferable to grow device region 12 using a pendeoepitaxial technique that involves growing sidewalls of gallium nitride material posts into trenches until growth from adjacent sidewalls coalesces to form a gallium nitride material region, for example, as described in U.S. Pat. No. 6,177,688, which is incorporated herein by reference.
  • [0068]
    Conventional etching techniques may be used to form via 24 or channel 28, when present. Suitable techniques include wet chemical etching and plasma etching (i.e., RIE, ICP etching, amongst others). A pre-determined etching time may be used to form via 24 with the desired dimensions. In other cases, an etch stop layer which has a composition that slows or stops etching may be provided within device 10 so that precise control over the etching time is not required to form via 24 with desired dimensions. In some cases, heat spreading layer 16 may function as an etch-stop layer. For example, aluminum nitride heat spreading layers may be effective at slowing or stopping etching techniques used to make via 24 in substrate 14.
  • [0069]
    Conductive material 22 may be deposited using known techniques suitable for depositing conductive materials such as metals. Such techniques include sputtering, electron beam deposition, evaporation, amongst others.
  • [0070]
    Those skilled in the art would readily appreciate that all parameters listed herein are meant to be exemplary and that the actual parameters would depend upon the specific application for which the semiconductor materials and methods of the invention are used. It is, therefore, to be understood that the foregoing embodiments are presented by way of example only and that, within the scope of the appended claims and equivalents thereto the invention may be practiced otherwise than as specifically described.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4842699 *May 10, 1988Jun 27, 1989Avantek, Inc.Method of selective via-hole and heat sink plating using a metal mask
US4910583 *Jun 2, 1988Mar 20, 1990Licentia Patent-Verwaltungs GmbhSemiconductor body with heat sink
US5122845 *Feb 26, 1990Jun 16, 1992Toyoda Gosei Co., Ltd.Substrate for growing gallium nitride compound-semiconductor device and light emitting diode
US5192987 *May 17, 1991Mar 9, 1993Apa Optics, Inc.High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
US5200641 *Jul 2, 1991Apr 6, 1993Mitsubishi Denki Kabushiki KaishaSemiconductor device structure including bending-resistant radiating layer
US5239188 *Nov 4, 1992Aug 24, 1993Hiroshi AmanoGallium nitride base semiconductor device
US5281830 *Oct 24, 1991Jan 25, 1994Toyoda Gosei Co., Ltd.Light-emitting semiconductor device using gallium nitride group compound
US5296395 *Mar 3, 1993Mar 22, 1994Apa Optics, Inc.Method of making a high electron mobility transistor
US5389571 *Apr 16, 1993Feb 14, 1995Hiroshi AmanoMethod of fabricating a gallium nitride based semiconductor device with an aluminum and nitrogen containing intermediate layer
US5393993 *Dec 13, 1993Feb 28, 1995Cree Research, Inc.Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US5438212 *Feb 24, 1994Aug 1, 1995Mitsubishi Denki Kabushiki KaishaSemiconductor device with heat dissipation structure
US5449930 *Aug 1, 1990Sep 12, 1995Zhou; Guo-GangHigh power, compound semiconductor device and fabrication process
US5523589 *Sep 20, 1994Jun 4, 1996Cree Research, Inc.Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
US5739554 *May 8, 1995Apr 14, 1998Cree Research, Inc.Double heterojunction light emitting diode with gallium nitride active layer
US5741724 *Dec 27, 1996Apr 21, 1998MotorolaMethod of growing gallium nitride on a spinel substrate
US5760426 *Jul 16, 1996Jun 2, 1998Mitsubishi Denki Kabushiki KaishaHeteroepitaxial semiconductor device including silicon substrate, GaAs layer and GaN layer #13
US5838706 *Nov 19, 1996Nov 17, 1998Cree Research, Inc.Low-strain laser structures with group III nitride active layers
US5874747 *Feb 5, 1996Feb 23, 1999Advanced Technology Materials, Inc.High brightness electroluminescent device emitting in the green to ultraviolet spectrum and method of making the same
US5905275 *Jun 16, 1997May 18, 1999Kabushiki Kaisha ToshibaGallium nitride compound semiconductor light-emitting device
US6051849 *Feb 27, 1998Apr 18, 2000North Carolina State UniversityGallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer
US6060331 *Mar 29, 1999May 9, 2000The Regents Of The University Of CaliforniaMethod for making heterostructure thermionic coolers
US6069394 *Apr 8, 1998May 30, 2000Matsushita Electronics CorporationSemiconductor substrate, semiconductor device and method of manufacturing the same
US6084895 *Jul 31, 1997Jul 4, 2000Matsushita Electronics CorporationSemiconductor laser apparatus
US6121121 *Jul 27, 1999Sep 19, 2000Toyoda Gosei Co., LtdMethod for manufacturing gallium nitride compound semiconductor
US6153010 *Apr 9, 1998Nov 28, 2000Nichia Chemical Industries Ltd.Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device
US6177688 *Nov 24, 1998Jan 23, 2001North Carolina State UniversityPendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates
US6201262 *Oct 7, 1997Mar 13, 2001Cree, Inc.Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure
US6239033 *May 21, 1999May 29, 2001Sony CorporationManufacturing method of semiconductor device
US6255198 *Nov 17, 1999Jul 3, 2001North Carolina State UniversityMethods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby
US6261929 *Feb 24, 2000Jul 17, 2001North Carolina State UniversityMethods of forming a plurality of semiconductor layers using spaced trench arrays
US6265289 *Jun 7, 1999Jul 24, 2001North Carolina State UniversityMethods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby
US6355497 *Jan 18, 2000Mar 12, 2002Xerox CorporationRemovable large area, low defect density films for led and laser diode growth
US6380108 *Dec 21, 1999Apr 30, 2002North Carolina State UniversityPendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
US6403451 *Feb 9, 2000Jun 11, 2002Noerh Carolina State UniversityMethods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts
US6426512 *Mar 3, 2000Jul 30, 2002Toyoda Gosei Co., Ltd.Group III nitride compound semiconductor device
US6441393 *Nov 17, 1999Aug 27, 2002Lumileds Lighting U.S., LlcSemiconductor devices with selectively doped III-V nitride layers
US6486502 *Jun 2, 1999Nov 26, 2002Cree, Inc.Nitride based transistors on semi-insulating silicon carbide substrates
US6489636 *Mar 29, 2001Dec 3, 2002Lumileds Lighting U.S., LlcIndium gallium nitride smoothing structures for III-nitride devices
US6521514 *Nov 17, 1999Feb 18, 2003North Carolina State UniversityPendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
US6586781 *Jan 29, 2001Jul 1, 2003Cree Lighting CompanyGroup III nitride based FETs and HEMTs with reduced trapping and method for producing the same
US6611002 *Feb 23, 2001Aug 26, 2003Nitronex CorporationGallium nitride material devices and methods including backside vias
US6617060 *Jul 2, 2002Sep 9, 2003Nitronex CorporationGallium nitride materials and methods
US6649287 *Dec 14, 2000Nov 18, 2003Nitronex CorporationGallium nitride materials and methods
US6956250 *Feb 23, 2001Oct 18, 2005Nitronex CorporationGallium nitride materials including thermally conductive regions
US6984840 *May 18, 1999Jan 10, 2006Fujitsu LimitedOptical semiconductor device having an epitaxial layer of III-V compound semiconductor material containing N as a group V element
US20010000733 *Dec 5, 2000May 3, 2001Sony CorporationMethod of manufacturing nitride system III-V compound layer and method of manufacturing substrate
US20010002048 *Jan 17, 2001May 31, 2001Masayoshi KoikeLight-emitting device using group III nitride group compound semiconductor
US20010008656 *Oct 21, 1997Jul 19, 2001Michael A. TischlerBulk single crystal gallium nitride and method of making same
US20010040245 *Jan 24, 2001Nov 15, 2001Hiroji KawaiSemiconductor device and its manufacturing method
US20010040247 *Mar 28, 2001Nov 15, 2001Yuji AndoHetero-junction field effect transistor having an intermediate layer
US20020020341 *Aug 3, 2001Feb 21, 2002The Regents Of The University Of CaliforniaMethod of controlling stress in gallium nitride films deposited on substrates
US20020030195 *Jul 2, 2001Mar 14, 2002Shigeo YoshiiSemiconductor light-emitting device and apparatus for driving the same
US20020069816 *Dec 13, 2000Jun 13, 2002Thomas GehrkeMethods of fabricating gallium nitride layers on textured silicon substrates, and gallium nitride semiconductor structures fabricated thereby
US20020074552 *Dec 14, 2000Jun 20, 2002Weeks T. WarrenGallium nitride materials and methods
US20020098693 *Jan 24, 2002Jul 25, 2002Hua-Shuang KongSingle step pendeo- and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures
US20020117681 *Feb 23, 2001Aug 29, 2002Weeks T. WarrenGallium nitride material devices and methods including backside vias
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7394114 *Oct 17, 2006Jul 1, 2008Mitsubishi Electric CorporationSemiconductor device and manufacturing method therefor
US7564076 *May 6, 2008Jul 21, 2009Mitsubishi Electric CorporationSemiconductor device and manufacturing method therefor
US7763477Mar 1, 2005Jul 27, 2010Tinggi Technologies Pte LimitedFabrication of semiconductor devices
US8004001Sep 1, 2006Aug 23, 2011Tinggi Technologies Private LimitedFabrication of semiconductor devices for light emission
US8034643Sep 19, 2003Oct 11, 2011Tinggi Technologies Private LimitedMethod for fabrication of a semiconductor device
US8067269Sep 1, 2006Nov 29, 2011Tinggi Technologies Private LimtedMethod for fabricating at least one transistor
US8124994Sep 4, 2007Feb 28, 2012Tinggi Technologies Private LimitedElectrical current distribution in light emitting devices
US8258599Jul 11, 2006Sep 4, 2012Atmel CorporationElectronics package with an integrated circuit device having post wafer fabrication integrated passive components
US8309377Mar 1, 2005Nov 13, 2012Tinggi Technologies Private LimitedFabrication of reflective layer on semiconductor light emitting devices
US8324023Apr 15, 2011Dec 4, 2012Atmel CorporationStacked-die electronics package with planar and three-dimensional inductor elements
US8329556Dec 19, 2006Dec 11, 2012Tinggi Technologies Private LimitedLocalized annealing during semiconductor device fabrication
US8395167Aug 16, 2007Mar 12, 2013Tinggi Technologies Private LimitedExternal light efficiency of light emitting diodes
US8564120 *Dec 21, 2009Oct 22, 2013Globalfoundries Inc.Heat dissipation in temperature critical device areas of semiconductor devices by heat pipes connecting to the substrate backside
US8664664Jan 10, 2007Mar 4, 2014Cree, Inc.Silicon carbide dimpled substrate
US8860195Aug 3, 2009Oct 14, 2014Atmel CorporationApparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US9171779Aug 29, 2014Oct 27, 2015Industrial Technology Research InstituteSemiconductor laser structure
US20070138572 *Jul 11, 2006Jun 21, 2007Atmel CorporationAn electronics package with an integrated circuit device having post wafer fabrication integrated passive components
US20070138628 *Dec 15, 2005Jun 21, 2007Lam Ken MApparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US20070200116 *Jan 10, 2007Aug 30, 2007Christopher HarrisSilicon carbide dimpled substrate
US20070272935 *Oct 17, 2006Nov 29, 2007Mitsubishi Electric CorporationSemiconductor device and manufacturing method therefor
US20080128722 *Mar 1, 2005Jun 5, 2008Shu YuanFabrication of Semiconductor Devices
US20080210969 *Sep 1, 2006Sep 4, 2008Tinggi Technologies Private LimitedFabrication of Semiconductor Devices for Light Emission
US20080224173 *Sep 1, 2006Sep 18, 2008Tinggi Technologies Private LimitedFabrication Transistors
US20080265275 *May 6, 2008Oct 30, 2008Mitsubishi Electric CorporationSemiconductor device and manufacturing method therefor
US20090294957 *Aug 3, 2009Dec 3, 2009Lam Ken MApparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US20100047996 *Dec 19, 2006Feb 25, 2010Tinggi Technologies Private LimitedLocalized annealing during semiconductor device fabrication
US20100117107 *Sep 4, 2007May 13, 2010Shu YuanElectrical current distribution in light emitting devices
US20100164093 *Dec 21, 2009Jul 1, 2010Anthony MowryHeat dissipation in temperature critical device areas of semiconductor devices by heat pipes connecting to the substrate backside
US20110193192 *Apr 15, 2011Aug 11, 2011Atmel CorporationStacked-Die Electronics Package with Planar and Three-Dimensional Inductor Elements
WO2007046773A1 *Sep 1, 2006Apr 26, 2007Tinggi Technologies Private LimitedFabrication of transistors
WO2007081964A3 *Jan 10, 2007Jun 26, 2008Cree IncSilicon carbide dimpled substrate
Classifications
U.S. Classification257/189, 257/E23.106, 438/46
International ClassificationH01L33/00, H01L23/373, H01L23/34, H01L29/20
Cooperative ClassificationH01L2924/0002, H01L23/3735, H01L29/2003
European ClassificationH01L23/373L
Legal Events
DateCodeEventDescription
Nov 3, 2005ASAssignment
Owner name: SILICON VALLEY BANK, CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:016722/0472
Effective date: 20051103
Owner name: SILICON VALLEY BANK,CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:016722/0472
Effective date: 20051103
May 4, 2010ASAssignment
Owner name: SILICON VALLEY BANK,CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:024320/0896
Effective date: 20100426
Owner name: SILICON VALLEY BANK, CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:024320/0896
Effective date: 20100426
Feb 29, 2012ASAssignment
Owner name: NITRONEX CORPORATION, NORTH CAROLINA
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:027783/0466
Effective date: 20120202
Apr 6, 2012ASAssignment
Owner name: GAAS LABS, LLC, CALIFORNIA
Free format text: SECURITY AGREEMENT;ASSIGNOR:NITRONEX CORPORATION;REEL/FRAME:028003/0947
Effective date: 20120403