Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050150770 A1
Publication typeApplication
Application numberUS 11/067,241
Publication dateJul 14, 2005
Filing dateFeb 25, 2005
Priority dateMar 20, 1998
Also published asCN1246504C, CN1293719A, EP1064417A1, EP1064417A4, US6277263, US6290833, US6811675, US20010042689, US20050139478, US20050173252, WO1999047731A1
Publication number067241, 11067241, US 2005/0150770 A1, US 2005/150770 A1, US 20050150770 A1, US 20050150770A1, US 2005150770 A1, US 2005150770A1, US-A1-20050150770, US-A1-2005150770, US2005/0150770A1, US2005/150770A1, US20050150770 A1, US20050150770A1, US2005150770 A1, US2005150770A1
InventorsLinLin Chen
Original AssigneeSemitool, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Apparatus and method for electrolytically depositing copper on a semiconductor workpiece
US 20050150770 A1
Abstract
This invention employs a novel approach to the copper metallization of a workpiece, such as a semiconductor workpiece. In accordance with the invention, an alkaline electrolytic copper bath is used to electroplate copper onto a seed layer, electroplate copper directly onto a barrier layer material, or enhance an ultra-thin copper seed layer which has been deposited on the barrier layer using a deposition process such as PVD. The resulting copper layer provides an excellent conformal copper coating that fills trenches, vias, and other microstructures in the workpiece. When used for seed layer enhancement, the resulting copper seed layer provide an excellent conformal copper coating that allows the microstructures to be filled with a copper layer having good uniformity using electrochemical deposition techniques. Further, copper layers that are electroplated in the disclosed manner exhibit low sheet resistance and are readily annealed at low temperatures.
Images(11)
Previous page
Next page
Claims(46)
1-5. (canceled)
6. A process for applying a copper metal to features of a damascene processed workpiece comprising:
providing a workpiece having a barrier layer formed on at least a portion of the features of the damascene processed workpiece, at least a portion of a surface of the barrier layer being exposed;
providing a first electroplating bath including a source of copper metal ions as a principal metal species to be deposited as a seed layer during a first electroplating deposition, wherein the first electroplating bath comprises an alkaline bath;
contacting the at least a portion of a surface of the barrier layer with the first electroplating bath; and
providing electroplating power between the damascene processed workpiece and an anode disposed in electrical contact with the first electroplating bath to electroplate the copper metal species to form a seed layer directly onto the at least a portion of the surface of the barrier layer.
7. The process of claim 6, wherein the copper metal ions are combined with ions of at least one other metal to deposit an alloy.
8. The process of claim 6, further comprising depositing additional copper metal onto the seed layer using a second deposition.
9. The process of claim 6, wherein the workpiece has sub-micron features.
10. The process of claim 6, wherein the workpiece has features comprising contact openings of less than about 0.5 microns.
11. The process of claim 9, further comprising performing a second electroplating deposition using a second electroplating bath to deposit copper onto the copper seed layer to fill the contact openings of the sub-micron features.
12. The process of claim 11, wherein the second electroplating bath comprises an acidic bath.
13. The process of claim 6, wherein the alkaline bath has a pH of at least about 9.0.
14. The process of claim 6, wherein the first electroplating bath further comprises boric acid and a metal ion complexing agent.
15. The process of claim 6, wherein the source of copper metal ions comprises copper sulfate at a level of from about 0.03 to about 0.25 M.
16. The process of claim 6, wherein the source of copper metal ions comprises copper sulfate at a level of from about 0.04 to about 0.1 M.
17. The process of claim 6, wherein the source of copper metal ions comprises copper sulfate at a level of about 0.1 M.
18. The process of claim 6, wherein the alkaline bath is pH adjusted with an alkaline agent comprising potassium hydroxide, tetramethylammonium hydroxide, sodium hydroxide, ammonium hydroxide, an organic hydroxide, or mixtures thereof.
19. The process of claim 11, wherein metal is deposited in the second deposition process at a higher rate than in the first deposition process.
20. The process of claim 14, wherein the metal ion complexing agent comprises EDTA, ED, polycarboxylic acid, or mixtures thereof.
21. The process of claim 14, wherein the complexing agent comprises ED having a concentration in the first electroplating bath in the range of from about 0.03 to about 1.0 M.
22. The process of claim 14, wherein the complexing agent is citric acid.
23. The process of claim 14, wherein the complexing agent comprises EDTA having a concentration in the first electroplating bath in the range of from about 0.03 to about 1.0 M.
24. The process of claim 6, wherein the source of copper metal ions comprises copper sulfate.
25. The process of claim 24, wherein the complexing agent has a molar ratio relative to copper sulfate of from about 1 to about 4.
26. The process of claim 24, wherein the complexing agent has a molar ratio relative to copper sulfate of about 2.
27. A process for applying a copper metal structure to a workpiece comprising:
providing a workpiece on which one or more microelectronic devices are to be formed, the workpiece having a barrier layer with at least a portion of a surface exposed;
providing a first electroplating bath including a source of metal ions as a principal metal species to be deposited during electroplating, wherein the source of metal ion is copper sulfate at a level of greater than about 0.8 M, and a metal ion complexing agent;
contacting the at least a portion of the surface of the barrier layer of the workpiece with the first electroplating bath; and
providing electroplating power between at least one surface of the workpiece and an anode disposed in electrical contact with the first electroplating bath to electroplate the copper metal species onto the at least a portion of the barrier layer to form a copper metal seed layer directly thereon.
28. The process of claim 27, wherein the workpiece has sub-micron features.
29. The process of claim 27, wherein the workpiece has features comprising contact openings of less than about 0.5 microns.
30. The process of claim 27, further comprising depositing additional copper metal onto the copper metal seed layer, using a second electroplating bath for a second deposition process.
31. The process of claim 30, wherein the second electroplating bath comprises an acidic bath.
32. The process of claim 27, wherein the first electroplating bath comprises an alkaline bath.
33. A process for applying a copper seed layer to a damascene processed workpiece comprising:
providing a first electroplating bath including a source of copper metal ions as a principal metal species to be deposited during electroplating, wherein the first electroplating bath is at a pH of from about 5.0 to about 13.0;
providing a barrier layer formed on at least a portion of the sub-micron features of the damascene processed workpiece, at least a portion of a surface of the barrier layer being exposed;
contacting the at least a portion of a surface of the barrier layer with the first electroplating bath; and
providing electroplating power between at least one surface of the workpiece and an anode disposed in electrical contact with the first electroplating bath to electroplate the copper seed layer onto the at least a portion of the surface of the barrier layer.
34. The process of claim 33, wherein the first electroplating bath is at a pH of about 9.5.
35. The process of claim 33, further comprising performing a second electroplating deposition using a second electroplating bath to deposit additional copper onto the copper seed layer.
36. The process of claim 35, wherein the second electroplating bath comprises an acidic bath.
37. A process for electroplating a copper metal onto a barrier layer of a workpiece comprising:
providing a workpiece on which one or more microstructures having contact openings of less than about 0.5 microns are formed, the workpiece microstructures having a barrier layer formed in the contact openings with at least a portion of a surface of the barrier layer in the contact openings being exposed;
providing a first electroplating bath including a source of copper metal ions as a principal metal species to be deposited during electroplating and a polycarboxylic acid;
contacting the at least a portion of the surface of the barrier layer to the first electroplating bath; and
providing electroplating power between the at least a portion of the surface of the barrier layer and an anode disposed in electrical contact with the first electroplating bath to electroplate a copper seed layer directly on at least a portion of the surface of the barrier layer.
38. The process of claim 37, wherein the copper metal ions are combined with ions of at least one other metal.
39. The process of claim 37, further comprising depositing additional copper metal onto the copper seed layer using a second deposition process to fill the contact openings of the microstructures.
40. The process of claim 39, wherein the second electroplating process utilizes a second electroplating bath comprising an acidic bath.
41. The process of claim 37, wherein the first electroplating bath comprises an alkaline bath.
42. The process of claim 41, wherein the alkaline bath has a pH of at least about 9.0.
43. The process of claim 37, wherein the first electroplating bath further comprises boric acid and a metal ion complexing agent.
44. A process for applying a copper metal structure to a workpiece comprising:
providing a workpiece having a dielectric layer in which trenches and/or vias are formed and includes a barrier layer formed in the trenches and/or vias;
providing a first electroplating bath including a source of copper metal ions as a principal metal species to be deposited during electroplating and a metal ion complexing agent;
exposing a surface of the barrier layer to the first electroplating bath; and
providing electroplating power between at least one surface of the workpiece and an anode disposed in electrical contact with the first electroplating bath to electroplate the copper metal species onto the surface of the barrier layer in the trenches and/or vias.
45. The process of claim 44, wherein the source of copper metal ions comprises copper sulfate included at a level of from about 0.03 to about 0.25 M.
46. The process of claim 44, wherein the first electroplating bath further comprises boric acid and a metal ion complexing agent.
47. The process of claim 44, wherein the first electroplating bath comprises an alkaline bath.
48. The process of claim 47, wherein the alkaline bath is pH adjusted with an alkaline agent comprising potassium hydroxide, tetramethylammonium hydroxide, sodium hydroxide, ammonium hydroxide, an organic hydroxide, or mixtures thereof.
49. The process of claim 44, wherein the metal ion complexing agent comprises EDTA, ED, polycarboxylic acid, or mixtures thereof.
50. The process of claim 44, wherein the complexing agent comprises ED and wherein the ED in the electrolytic bath has a concentration within the range of from about 0.03 to about 1.0 M.
Description
    CROSS-REFERENCE TO RELATED APPLICATIONS
  • [0001]
    This application is a continuation of U.S. application Ser. No. 09/885,232 filed on Jun. 20, 2001 now U.S. Pat. No. 6,811,675. Application Ser. No. 09/885,232 is a Continuation of U.S. application Ser. No. 09/387,033 filed on Aug. 31, 1999, now U.S. Pat. No. 6,290,833. Application Ser. No. 09/387,033 is a Continuation of application International Application No. PCT/US99/06306 filed on Mar. 22, 1999. PCT/US99/06306 is a continuation-in-part of U.S. application Ser. No. 09/045,245, filed on Mar. 20, 1998, and claims the benefit of U.S. Provisional Application No. 60/085,675 filed on May 15, 1998.
  • BACKGROUND OF THE INVENTION
  • [0002]
    In the fabrication of microelectronic devices, application of one or more metallization layers is often an important step in the overall fabrication process. The metallization may be used in the formation of discrete microelectronic components, such as read/write heads, but is more often used to interconnect components formed on a workpiece, such as a semiconductor workpiece. For example, such structures are used to interconnect the devices of an integrated circuit.
  • [0003]
    A basic understanding of certain terms used herein will assist the reader in understanding the disclosed subject matter. To this end, basic definitions of certain terms, as used in the present disclosure, are set forth below.
  • [0004]
    Single Metallization Level is defined as a composite level of a workpiece that is exterior to the substrate. The composite level comprises one or more metal structures.
  • [0005]
    Substrate is defined as a base layer of material over which one or more metallization levels are disposed. The substrate may be, for example, a semiconductor wafer, a ceramic block, etc.
  • [0006]
    Workpiece is defined as an object that at least comprises a substrate, and may include further layers of material or manufactured components, such as one or more metallization levels, disposed on the substrate.
  • [0007]
    An integrated circuit is an interconnected ensemble of devices formed within a semiconductor material and within a dielectric material that overlies a surface of the semiconductor. Devices which may be formed within the semiconductor include MOS transistors, bipolar transistors, diodes and diffused resistors. Devices which may be formed within the dielectric include thin-film resistors and capacitors. Typically, more than 100 integrated circuit die (IC chips) are constructed on a single 8 inch diameter silicon wafer. The devices utilized in each dice are interconnected by conductor paths formed within the dielectric. Typically, two or more levels of conductor paths, with successive levels separated by a dielectric layer, are employed as interconnections. In current practice, an aluminum alloy and silicon oxide are typically used for, respectively, the conductor and dielectric.
  • [0008]
    Delays in propagation of electrical signals between devices on a single die limit the performance of integrated circuits. More particularly, these delays limit the speed at which an integrated circuit may process these electrical signals. Larger propagation delays reduce the speed at which the integrated circuit may process the electrical signals, while smaller propagation delays increase this speed. Accordingly, integrated circuit manufacturers seek ways in which to reduce the propagation delays.
  • [0009]
    For each interconnect path, signal propagation delay may be characterized by a time delay τ. See E. H. Stevens, Interconnect Technology, QMC, Inc., July 1993. An approximate expression for the time delay, τ, as it relates to the transmission of a signal between transistors on an integrated circuit is given below.
    τ=RC[1+(V SAT/ /RI SAT)]
  • [0010]
    In this equation, R and C are, respectively, an equivalent resistance and capacitance for the interconnect path and ISAT and VSAT are, respectively, the saturation (maximum) current and the drain-to-source potential at the onset of current saturation for the transistor that applies a signal to the interconnect path. The path resistance is proportional to the resistivity, ρ, of the conductor material. The path capacitance is proportional to the relative dielectric permittivity, Ke, of the dielectric material. A small value of τ requires that the interconnect line carry a current density sufficiently large to make the ratio VSAT//RISAT small. It follows therefore, that a low-p conductor which can carry a high current density and a low Ke dielectric must be utilized in the manufacture of high-performance integrated circuits.
  • [0011]
    To meet the foregoing criterion, copper interconnect lines within a low-Ke dielectric will likely replace aluminum-alloy lines within a silicon oxide dielectric as the most preferred interconnect structure. See “Copper Goes Mainstream: Low-k to Follow”, Semiconductor International, November 1997, pp. 67-70. Resistivities of copper films are in the range of 1.7 to 2.0 μΩcm.; resistivities of aluminum-alloy films are in the range of 3.0 to 3.5 μΩcm.
  • [0012]
    Despite the advantageous properties of copper, it has not been as widely used as an interconnect material as one would expect. This is due, at least in part, to the difficulty of depositing copper metallization and, further, due to the need for the presence of barrier layer materials. The need for a barrier layer arises from the tendency of copper to diffuse into silicon junctions and alter the electrical characteristics of the semiconductor devices formed in the substrate. Barrier layers made of, for example, titanium nitride, tantalum nitride, etc., must be laid over the silicon junctions and any intervening layers prior to depositing a layer of copper to prevent such diffusion.
  • [0013]
    A number of processes for applying copper metallization to semiconductor workpieces have been developed in recent years. One such process is chemical vapor deposition (CVD), in which a thin copper film is formed on the surface of the barrier layer by thermal decomposition and/or reaction of gas phase copper compositions. A CVD process can result in conformal copper coverage over a variety of topological profiles, but such processes are expensive when used to implement an entire metallization layer.
  • [0014]
    Another known technique, physical vapor deposition (PVD), can readily deposit copper on the barrier layer with relatively good adhesion when compared to CVD processes. One disadvantage of PVD processes, however, is that they result in poor (non-conformal) step coverage when used to fill microstructures, such as vias and trenches, disposed in the surface of the semiconductor workpiece. For example, such non-conformal coverage results in less copper deposition at the bottom and especially on the sidewalls of trenches in the semiconductor devices.
  • [0015]
    Inadequate deposition of a PVD copper layer into a trench to form an interconnect line in the plane of a metallization layer is illustrated in FIG. 1. As illustrated, the upper portion of the trench is effectively “pinched off” before an adequate amount of copper has been deposited within the lower portions of the trench. This result in an open void region that seriously impacts the ability of the metallization line to carry the electrical signals for which it was designed.
  • [0016]
    Electrochemical deposition of copper has been found to provide the most cost-effective manner in which to deposit a copper metallization layer. In addition to being economically viable, such deposition techniques provide substantially conformal copper films that are mechanically and electrically suitable for interconnect structures. These techniques, however, are generally only suitable for applying copper to an electrically conductive layer. As such, an underlying conductive seed layer is generally applied to the workpiece before it is subject to an electrochemical deposition process. Techniques for electrodeposition of copper on a barrier layer material have not heretofore been commercially viable.
  • [0017]
    The present inventors have recognized that there exists a need to provide copper metallization processing techniques that 1) provide conformal copper coverage with adequate adhesion to the barrier layer, 2) provide adequate deposition speeds, and 3) are commercially viable. These needs are met by the apparatus and processes of the present invention as described below.
  • BRIEF SUMMARY OF THE INVENTION
  • [0018]
    This invention employs a novel approach to the copper metallization of a workpiece, such as a semiconductor workpiece. In accordance with the invention, an alkaline electrolytic copper bath is used to electroplate copper onto a seed layer, electroplate copper directly onto a barrier layer material, or enhance an ultra-thin copper seed layer which has been deposited on the barrier layer using a deposition process such as PVD. The resulting copper layer provides an excellent conformal copper coating that fills trenches, vias, and other microstructures in the workpiece. When used for seed layer enhancement, the resulting copper seed layer provide an excellent conformal copper coating that allows the microstructures to be filled with a copper layer having good uniformity using electrochemical deposition techniques. Further, copper layers that are electroplated in the disclosed manner exhibit low sheet resistance and are readily annealed at low temperatures.
  • [0019]
    The disclosed process, as noted above, is applicable to a wide range of steps used in the manufacture of a metallization layer in a workpiece. The workpiece may, for example, be a semiconductor workpiece that is processed to form integrated circuits or other microelectronic components. Without limitation as to the applicability of the disclosed invention, a process for enhancing a seed layer is described.
  • [0020]
    A process for applying a metallization interconnect structure to a workpiece having a barrier layer deposited on a surface thereof is also set forth. The process includes the forming of an ultra-thin metal seed layer on the barrier layer. The ultra-thin seed layer has a thickness of less than or equal to about 500 Angstroms and may be formed from any material that can serve as a seed layer for subsequent metal deposition. Such metals include, for example, copper, copper alloys, aluminum, aluminum alloys, nickel, nickel alloys, etc. The ultra-thin seed layer is then enhanced by depositing additional metal thereon in a separate deposition step to provide an enhanced seed layer that is suitable for use in a primary metal deposition. The enhanced seed layer has a thickness at all points on sidewalls of substantially all recessed features distributed within the workpiece that is equal to or greater than about 10% of the nominal seed layer thickness over an exteriorly disposed surface of the workpiece.
  • [0021]
    In accordance with a specific embodiment of the process, a copper-containing metallization interconnect structure is formed. To this end, the ultra-thin seed layer is enhanced by subjecting the semiconductor workpiece to an electrochemical copper deposition process in which an alkaline bath having a complexing agent is employed. The copper complexing agent may be at least one complexing agent selected from a group consisting of EDTA, ED, and a polycarboxylic acid such as citric acid or salts thereof.
  • [0022]
    Various plating bath compositions suitable for blanket plating, fill-plating of recessed micro-structures, and seed layer enhancement plating are also set forth. A preferred solution for electroplating copper for seed layer enhancement comprises copper sulfate, boric acid, and a complexing agent. The complexing agent is preferably selected from the group consisting of ED, EDTA, and a polycarboxylic acid, such as citric acid. This solution is also suitable for blanket plating and fill-plating of recessed micro-structures.
  • [0023]
    A plating solution that improves the resistivity of the resulting copper film is also set forth. The plating solution preferably comprises copper sulfate, ammonium sulfate, and ethylene glycol. This solution is also suitable for blanket plating and fill-plating of recessed micro-structures.
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • [0024]
    FIG. 1 is a cross-sectional view illustrating an interconnect line formed completely by PVD copper.
  • [0025]
    FIGS. 2A-2E are cross-sectional views through a semiconductor workpiece illustrating the various layers of material as they are applied in accordance with one embodiment of the present invention.
  • [0026]
    FIG. 3 is a schematic representation of an apparatus suitable for enhancing an ultra-thin seed layer.
  • [0027]
    FIG. 4A is a graph illustrating the current-potential curves of a plating solution using a polycarboxylic acid, such as citric acid, as a complexing agent.
  • [0028]
    FIG. 4B is a graph illustrating the current-potential curves of a plating solution using EDTA, an amine-containing plating solution, as the complexing agent.
  • [0029]
    FIG. 4C is a graph of sheet resistance change with annealing temperature for copper films deposited from a bath solution with and without ammonium sulfate.
  • [0030]
    FIG. 4D is a graph illustrating plating solution conductivity as a function of ethylene glycol concentration in collating solutions with and without ammonium sulfate.
  • [0031]
    FIG. 5 is a scanning eletromicrograph photograph illustrating an ultra-thin seed layer.
  • [0032]
    FIG. 6A is a scanning eletromicrograph photograph illustrating an ultra-thin seed layer that has been enhanced in a citric acid bath.
  • [0033]
    FIG. 6B is a scanning eletromicrograph photograph illustrating an ultra-thin seed layer that has been enhanced in an EDTA bath.
  • [0034]
    FIG. 7 is a schematic representation of a section of a semiconductor manufacturing line suitable for implementing the disclosed seed layer enhancement steps.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0035]
    This invention employs a novel approach to applying copper metallization to a workpiece, such as a semiconductor workpiece. In accordance with the invention, an alkaline electrolytic copper bath is used to electroplate copper onto a seed layer, electroplate copper directly onto a barrier layer material, or enhance an ultra-thin copper seed layer which has been deposited on the barrier layer using a deposition process such as PVD. Additionally, a method for applying a metallization layer will be disclosed. Although the disclosed method may be used in connection with a substantial number of different metal compositions, the specific embodiment disclosed herein is directed to the application of a copper-containing metallization layer. To this end, an alkaline electrolytic copper bath is used to enhance an ultra-thin copper seed layer which has been deposited on a barrier layer using a deposition process such as PVD. The enhanced copper seed layer provides an excellent conformal copper coating that allows trenches and vias to be subsequently filled with a copper layer having good uniformity using electrochemical deposition techniques.
  • [0036]
    A cross-sectional view of a micro-structure, such as trench 5, that is to be filled with copper metallization is illustrated in FIG. 2A and will be used to describe the seed layer enhancement aspects of the present invention. As shown, a thin barrier layer 10 of, for example, titanium nitride or tantalum nitride is deposited over the surface of a semiconductor device or, as illustrated in FIG. 2A, over a layer of a dielectric 8, such as silicon dioxide. The barrier layer 10 acts to prevent the migration of copper to any semiconductor device formed in the substrate. Any of the various known techniques, such as CVD or PVD, can be used to deposit the barrier layer depending on the particular barrier material being used. Preferably, the thickness for the barrier layer is approximately 100 to 300 Angstroms.
  • [0037]
    After the deposition of the barrier layer, an ultra-thin copper seed layer 15 is deposited on the barrier layer 10. The resulting structure is illustrated in FIG. 2B. Preferably, the copper seed layer 15 is formed using a vapor deposition technique, such as CVD or PVD. In order to have adequate adhesion and copper coverage, a relatively thick (1000 Angstroms) copper seed layer is usually required. Such a thick seed layer leads to problems with close-off of small geometry trenches, however, when a PVD deposition process is employed for applying the seed layer.
  • [0038]
    Contrary to traditional thoughts regarding seed layer application, the copper seed layer 15 of the illustrated embodiment is ultra-thin, having a thickness of about 50 to about 500 Angstroms, preferably about 100 to about 250 Angstroms, and most preferably about 200 Angstroms. The ultra-thin copper seed layer can be deposited using a CVD or a PVD process, or a combination of both. PVD is the preferred application process, however, because it can readily deposit copper on the barrier layer 10 with relatively good adhesion. By depositing an ultra-thin seed layer of copper, rather than the relatively thick seed layer used in the prior art, pinching off of the trenches can be avoided.
  • [0039]
    The use of an ultra-thin seed layer 15 generally introduces its own set of problems. One of the most significant of these problems is the fact that such ultra-thin layers do not generally coat the barrier layer 10 in a uniform manner. Rather, voids or non-continuous seed layer regions on the sidewalls, such as at 20, are often present in an ultra-thin seed layer 15 thereby resulting in the inability to properly apply a subsequent electrochemically deposited copper layer in the regions 20. Further, ultra-thin seed layers tend to include spikes, such as at 21, that impact the uniformity of the subsequent electrolytically deposited metal layer. Such spikes 21 result in high potential regions at which the copper deposits at a higher rate than at other, more level regions. As such, the seed layer 15 is not fully suitable for the traditional electroplating techniques typically used after application of a seed layer.
  • [0040]
    The present inventors have found that an ultra-thin seed layer can be employed if it is combined with a subsequent electrochemical seed layer enhancement technique. To this end, the semiconductor workpiece is subject to a subsequent process step in which a further amount of copper 18 is applied to the ultra-thin seed layer to thereby enhance the seed layer. A seed layer enhanced by the additional deposition of copper is illustrated in FIG. 2C. As shown in FIG. 2C, the void or non-continuous regions 20 of FIG. 2B have been filled thereby leaving substantially all of the barrier layer 10 covered with copper.
  • [0041]
    Preferably, the seed layer enhancement process continues until a sidewall step coverage, i.e., the ratio of the seed layer thickness at the bottom sidewall regions 22 to the nominal thickness of the seed layer at the exteriorly disposed side 23 of the workpiece, achieves a value of at least 10%. More preferably, the sidewall step coverage is at least about 20%. Such sidewall step coverage values are present in substantially all of the recessed structures of the semiconductor workpiece. It will be recognized, however, that certain recessed structures distributed within the semiconductor workpiece may not reach these sidewall step coverage values. For example, such structures disposed at the peripheral edges of a semiconductor wafer may not reach these step coverage values. Similarly, defects or contaminants at the situs of certain recessed structures may prevent them from reaching the desired coverage values. The nominal thickness of the enhanced seed layer at the exteriorly disposed side of the workpiece is preferably in the range of 500 angstroms to 1600 angstroms.
  • [0042]
    Although the embodiment of the process disclosed herein is described in connection with copper metallization, it is understood that the basic principle of the enhancement of an ultra-thin seed layer prior to the bulk deposition thereof can be applied to other metals or alloys that are capable of being electroplated. Such metals include iron, nickel, cobalt, zinc, copper-zinc, nickel-iron, cobalt-iron, etc.
  • [0043]
    A schematic representation of an apparatus 25 suitable for enhancing the ultra-thin copper seed layer is illustrated in FIG. 3. It will be recognized that this apparatus is also suitable for applying a blanket plating layer and/or full-fill plating of recessed micro-structures. As shown, a semiconductor workpiece, such as a semiconductor wafer 30, is positioned face down in a bath 35 of electroplating solution. One or more contacts 40 are provided to connect the wafer 30 to a plating power supply 45 as a cathode of an electroplating cell. An anode 50 is disposed in the bath 35 and is connected to the plating power supply 45. Preferably, a diffuser 55 is disposed between the anode 50 and the wafer/cathode 30. The wafer 30 may be rotated about axis 60 during the enhancement process. Mode 50 may be provided with a dielectric shield 65 at a backside thereof which faces an incoming stream of plating bath fluid.
  • [0044]
    As noted above, certain aspects of the present invention relate to new and useful plating solutions. These solutions can be used for blanket plating, full-fill of the recessed micro-structures, seed layer enhancement, etc. The preferred electrolytic bath solution for enhancing the seed layer is an alkaline copper bath in which copper ions are complexed with a complexing agent. A preferred composition and range of concentrations for the various components of the plating bath include the following:
      • 1. Copper sulfate: 0.03M to 0.25M (preferably, 0.04);
      • 2. Complexing agent: complex to metal ratios from 1 to 4, preferably 2;
      • 3. Boric acid: 0.01M to 0.5M, preferably 0.05M, and
      • 4. pH: 5-13, preferably 9.5.
  • [0049]
    A preferred source of copper ions is copper sulfate (CuSO4). The concentration of copper sulfate in the bath is preferably within the range of 0.03 to 0.25 M, and is more preferably about 0.1 M.
  • [0050]
    Complexing agents that are suitable for use in the present invention form a stable complex with copper ions and prevent the precipitation of copper hydroxide. Ethylene diamine tetracetic acid (EDTA), ethylene diamine (ED), citric acid, and their salts have been found to be particularly suitable copper complexing agents. The molar ratio of complexing agent to copper sulfate in the bath is preferably within the range of 1 to 4, and is preferably about 2. Such complexing agents can be used alone, in combination with one another, or in combination with one or more further complexing agents.
  • [0051]
    The electrolytic bath is preferably maintained at a pH of at least 9.0. Potassium hydroxide, ammonium hydroxide, tetramethylammonium hydroxide, or sodium hydroxide is utilized to adjust and maintain the pH at the desired level of 9.0 or above. A preferred pH for a citric acid or ED bath is about 9.5, while a preferred pH for an EDTA bath is about 12.5. As noted above, the complexing agent assists in preventing the copper from precipitating at the high pH level.
  • [0052]
    Additional components can be added to the alkaline copper bath. For example, boric acid H3BO3 aids in maintaining the pH at 9.5 when citric acid or ED is used as the complexing agent, and provides brighter copper deposits when added to an electrolytic bath containing EDTA as the complexing agent. If boric acid is added, its concentration in the bath is preferably within the range of 0.01 to 0.5 M.
  • [0053]
    In general, the temperature of the bath can be within the range of 20 to 35 C., with 25 C. being a preferred temperature. The current density for electrolytically depositing copper to enhance the copper seed layer can be 1 to 5 milliamps/cm2, while a plating time of about 1 to about 5 minutes is sufficient to enhance the copper seed layer. The plating waveform may be, for example, a forward periodic pulse having a period of 2 msec at a 50% duty cycle.
  • [0054]
    An amine free acid complexing agent, for example, a polycarboxylic acid, such as citric acid, and salts thereof, is preferable to the use of EDTA or ED. EDTA and ED include amine groups. These amine groups often remain on the surface of the semiconductor workpiece after rinsing and drying of the wafer. Subsequent processes, particularly such processes as photolithographic processes, may be corrupted by the reactions resulting from the presence of these amine groups. The amine groups may, for example, interfere with the chemical reactions associated with the exposing and/or curing of photoresist materials. As such, amine free complexing agents are particularly suitable in processes in which a photolithographic process follows an electrodeposition process.
  • [0055]
    A further advantage of using a polycarboxylic acid, such as citric acid, stems from the fact that the magnitude of the voltage potential at which the copper is plated is greater than the magnitude of the voltage potential at which the copper is plated in a bath containing EDTA. This is illustrated in FIGS. 4A and 4B where FIG. 4A is a current-potential graph for a citric acid bath, and FIG. 4B is a current-potential graph for an EDTA bath. Electroplating takes place at the voltage where the corresponding current increases abruptly. This plating voltage is referred to as the deposition potential, which is approximately −1.25 volts as shown in FIG. 4A for a bath employing citric acid as the complexing agent, and is approximately −1.0 volts as shown in FIG. 4B for a bath employing EDTA as the complexing agent. The current peaks (70 70′ for the bath containing a citric acid, and 72, 72′ for the bath containing the EDTA) are the limiting currents which are mainly determined by mass transfer and the concentration of copper ions in the plating solutions. As illustrated, the magnitude of the current and the particular plating potential is slightly dependent on the substrate material. The different substrate results are illustrated in FIGS. 4A and 4B, where 70 and 72 are the curves for a copper substrate material, and 70′ and 72′ are curves for a copper substrate material comprised of copper with a copper oxide coating. It is noted that additional peaks occur on oxidized copper in the same electrolytes. These peaks are related to the electrochemical reduction of copper oxide to metallic copper before the alkaline electrochemical copper deposition.
  • [0056]
    It is believed that a copper layer plated at a higher plating potential in an alkaline bath provides greater adhesion to the underlying barrier layer than a copper layer plated at a lower plating potential in an acid bath. For copper to adhere to the barrier material, it is thought that copper ions must impinge on the barrier surface with sufficient energy to penetrate a thin oxidized or contaminated layer at the barrier surface. It is therefore believed that a copper layer deposited at a higher magnitude plating potential adhere is better to the exposed barrier layer during the plating process when compared to a layer plated using a smaller magnitude plating potential. This factor, combined with the inter-copper chemical bond between the PVD copper and the electrochemically deposited copper provides for an enhanced seed layer having excellent electrical as well as barrier adhesion properties. Such characteristics are also desirable for films used in blanket plating, full-fill plating, pattern plating, etc.
  • [0057]
    It has been found that the resistivity of the deposited copper film is directly related to the resistivity of the plating bath solution. Additives that assist in lowering the resistivity of the solution therefore provide a corresponding reduction in the resistivity of the deposited film.
  • [0058]
    Experimental results indicate that addition of ammonium sulfate significantly reduces the resistivity of the plating bath solution and, as such, the deposited film. The sheet resistance obtained for different amounts of ammonium sulfate are compared in the graph FIG. 4C. As can be seen, the highest sheet resistance, either with or without annealing at high temperatures, was obtained in the bath containing no ammonium sulfate. If ammonium hydroxide was used to adjust pH in which a trace amount of ammonium sulfate is introduced to the bath, the sheet resistance was reduced from 76 to 23. As the concentration of ammonium sulfate increased from 0.1 M to 0.5 M, the sheet resistance continuously decreased in a corresponding manner.
  • [0059]
    Although ammonium sulfate assists in reducing the sheet resistance of the deposited copper layer, experimental results indicate that it reduces the conformality of the resulting copper film. However, the addition of ethylene glycol to the ammonium sulfate containing solution substantially increases the conformality of the resulting deposit. FIG. 4D illustrates the relationship between the concentration of ethylene glycol and the conductivity of a plating solution containing 0.2M of ammonium sulfate.
  • [0060]
    A preferred composition and range of concentrations for the various components of a plating bath having ammonium sulfate include the following:
      • 1. Copper sulfate: 0.03M to 0.5M (preferably, 0.25M);
      • 2. Complexing agent: complex to metal ratios from 1 to 4, preferably 2 using ED;
      • 3. Ammonium sulfate: 0.01M to 0.5M, preferably 0.3M; and
      • 4. Boric acid: 0.00 to 0.5M, preferably 0.2M.
        As noted above, such a bath composition can be used for blanket plating, pattern plating, full-fill plating, and seed layer enhancement.
  • [0065]
    With reference again to the specific seed layer enhanced aspects of the present invention, the enhanced seed layer of FIG. 2C is suitable for subsequent electrochemical copper deposition. This subsequent copper deposition may take place in an alkaline bath within the apparatus employed to enhance the seed layer. This may be followed by a low-temperature annealing process that assists in lowering the resistivity of the deposited copper. Such a low-temperature annealing process preferably takes place at a temperature below about the 250 degrees Celsius and, more preferably, below about 100 degrees Celsius. When a low-K dielectric material is employed to isolate the copper structures, the upper annealing temperature limit should be chosen to be below the degradation temperature of the dielectric material.
  • [0066]
    Although the foregoing alkaline bath compositions may be used for the entire electrochemical deposition process, subsequent copper deposition may take place in an acid environment where plating rates are substantially higher than corresponding rates associated with alkaline plating baths. To this end, the semiconductor workpiece is preferably transferred to an apparatus wherein the workpiece is thoroughly rinsed with deionized water and then transferred to an apparatus similar to that of FIG. 3 wherein the plating bath is acidic. For example, one suitable copper bath comprises 170 g/1 H2SO4, 17 g/l copper and 70 ppm Chloride ions with organic additives. The organic additives are not absolutely necessary to the plating reaction. Rather, the organic additives may be used to produce desired film characteristics and provide better filling of the recessed structures on the wafer surface. The organic additives may include levelers, brighteners, wetting agents and ductility enhancers. It is during this deposition process that the trench 5 is substantially filled with a further layer of electrochemically deposited copper 22. The resulting filled cross-section is illustrated in FIG. 2D. After being filled in this manner, the barrier layer and the copper layers disposed above the trench are removed using any suitable process thereby leaving only the trench 5 with the copper metallization and associated barrier material as shown in FIG. 2E.
  • [0067]
    Use of an alkaline electrolytic bath to enhance the copper seed layer has particular advantages over utilizing acid copper baths without seed layer enhancement. After deposition of the PVD copper seed layer, the copper seed layer is typically exposed to an oxygen-containing environment. Oxygen readily converts metallic copper to copper oxide. If an acid copper bath is used to plate copper onto the seed layer after exposure of the seed layer to an oxygen containing environment, the acid copper bath would dissolve copper oxide that had formed, resulting in voids in the seed layer and poor uniformity of the copper layer deposited on the seed layer. Use of an alkaline copper bath in accordance with the disclosed embodiment avoids the problem by advantageously reducing any copper oxide at the surface of the seed layer to metallic copper. Another advantage of the alkaline copper bath is that the plated copper has much better adhesion to the barrier layer than that plated from an acid copper bath. Additional advantages of the seed layer enhancement aspects of the present invention can be seen from the following Example.
  • EXAMPLE 1
  • [0068]
    Comparison of Acid Copper Plating with and Without Seed Layer Enhancement
  • [0069]
    Semiconductor wafers 1, 2 and 3 were each coated with a 200 Angstrom PVD copper seed layer. In accordance with the present invention, wafers 1 and 2 had seed layer enhancement from citric acid and EDTA baths, respectively, the compositions of which are set forth below:
    • Bath for Wafer 1: 0.1 M Cu SO4+0.2 M Citric acid+0.05 M H3B03 in D.I. water at pH 9.5, temperature 25 C.
    • Bath for Wafer 2: 0.1 M Cu SO4+0.2 M EDTA acid+0.05H3BO3 in D.I. water at pH 12.5, temperature 25 C.
      Wafer 3 did not have any seed layer enhancement.
  • [0072]
    The three wafers were then plated with a 1.5 micron copper layer from an acid copper bath under identical conditions. The following Table compares the uniformities, as deduced from sheet resistance measurements, of the three wafers after the deposition of a copper layer having a nominal thickness of 1.5 microns.
    TABLE 1
    Non-uniformity
    Enhancement Standard deviation
    Wafer Bath Current Density (%. 1σ)
    1 Citrate 3 min. at 2 mA/cm2 7.321
    2 EDTA 3 min. at 2 mA/cm2 6.233
    3 None 0 46.10
  • [0073]
    As can be seen from the results in Table 1 above, seed layer enhancement in accordance with the disclosed process provides excellent uniformity (6 to 7%) compared to that without seed layer enhancement (46%). This is consistent with observations during visual examination of the wafer after 1.5 micron electroplated copper had been deposited. Such visual examination of the wafer revealed the presence of defects at wafer electrode contact points on the wafer without seed layer enhancement.
  • [0074]
    FIGS. 5, 6A and 6B are photographs taken using a SEM. In FIG. 5, an ultra-thin seed layer has been deposited on the surface of a semiconductor wafer, including micro-structures, such as trenches 85. As shown, void regions are present at the lower corners of the trenches. In FIG. 6A, the seed layer has been enhanced in the manner described above in a bath containing citric acid as the complexing agent. This enhancement resulted in a conformal copper seed layer that is very suited for subsequent electrochemical deposition of copper metallization.
  • [0075]
    FIG. 6B illustrates a seed layer that has been enhanced in a bath containing EDTA as the complexing agent. The resulting seed layer includes larger grain sizes that project as spikes from the sidewalls of the trenches. These sidewall grain projections make subsequent electrochemical deposition filling of the trenches more difficult since they localize a higher plating rate resulting in non-uniformity of the subsequent electrochemical deposition. This effect is particularly noticeable in recessed micro-structures having small dimensions. As such, a complexing agent such as citric acid is more preferable when filling small micro-structures. Results comparable for copper baths containing citric acid have also been achieved using ED as the complexing agent.
  • [0076]
    FIG. 7 is a schematic representation of a section of a semiconductor manufacturing line 90 suitable for implementing the foregoing processes. The line 90 includes a vapor deposition tool or tool set 95 and an electrochemical copper deposition tool or tool set 100. Transfer of wafers between the tools/tool sets 95 and 100 may be implemented manually or through an automated transfer mechanism 105. Preferably, automated transfer mechanism 105 transfers workpieces in a pod or similar environment. Alternatively, the transfer mechanism 105 may transfer wafers individually or in an open carrier through a clean atmosphere joining the tools/tool sets.
  • [0077]
    In operation, vapor deposition tool/tool set 95 is utilized to apply an ultra-thin copper seed layer over at least portions of semiconductor workpieces that are processed on line 90. Preferably, this is done using a PVD application process. Workpieces with the ultra-thin seed layer are then transferred to tool/tool set 100, either individually or in batches, where they are subject to electrochemical seed layer enhancement at, for example, processing station 110. Processing station 110 may be constructed in the manner set forth in FIG. 3. After enhancement is completed, the workpieces are subject to a full electrochemical deposition process in which copper metallization is applied to the workpiece to a desired interconnect metallization thickness. This latter process may take place at station 110, but preferably occurs at further processing station 115 which deposits the copper metallization in the presence of an acidic plating bath. Before transfer to station 115, the workpiece is preferably rinsed in DI water at station 112. Transfer of the wafers between stations 110, 112, and 115 may be automated by a wafer conveying system 120. The electrochemical deposition tool set 100 may be implemented using, for example, an LT-210™ model or an Equinox™ model plating tool available from Semitool, Inc., of Kalispell, Mont.
  • [0078]
    Numerous modifications may be made to the foregoing system without departing from the basic teachings thereof. Although the present invention has been described in substantial detail with reference to one or more specific embodiments, those of skill in the art will recognize that changes may be made thereto without departing from the scope and spirit of the invention as set forth in the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US1526644 *Oct 25, 1922Feb 17, 1925Williams Brothers Mfg CompanyProcess of electroplating and apparatus therefor
US2742412 *Apr 13, 1953Apr 17, 1956Metallic Industry NvElectrolytic deposition of copper
US3309263 *Dec 3, 1964Mar 14, 1967Kimberly Clark CoWeb pickup and transfer for a papermaking machine
US3716462 *Oct 5, 1970Feb 13, 1973Jensen DCopper plating on zinc and its alloys
US3798003 *Feb 14, 1972Mar 19, 1974Ensley EDifferential microcalorimeter
US3878066 *Aug 29, 1973Apr 15, 1975Dettke ManfredBath for galvanic deposition of gold and gold alloys
US3930963 *Feb 11, 1972Jan 6, 1976Photocircuits Division Of Kollmorgen CorporationMethod for the production of radiant energy imaged printed circuit boards
US4072557 *Feb 28, 1977Feb 7, 1978J. M. Voith GmbhMethod and apparatus for shrinking a travelling web of fibrous material
US4082638 *Dec 21, 1976Apr 4, 1978Jumer John FApparatus for incremental electro-processing of large areas
US4134802 *Oct 3, 1977Jan 16, 1979Oxy Metal Industries CorporationElectrolyte and method for electrodepositing bright metal deposits
US4137867 *Sep 12, 1977Feb 6, 1979Seiichiro AigoApparatus for bump-plating semiconductor wafers
US4246088 *Jan 24, 1979Jan 20, 1981Metal Box LimitedMethod and apparatus for electrolytic treatment of containers
US4259166 *Mar 31, 1980Mar 31, 1981Rca CorporationShield for plating substrate
US4323433 *Sep 22, 1980Apr 6, 1982The Boeing CompanyAnodizing process employing adjustable shield for suspended cathode
US4378283 *Jul 30, 1981Mar 29, 1983National Semiconductor CorporationConsumable-anode selective plating apparatus
US4431361 *Aug 31, 1981Feb 14, 1984Heraeus Quarzschmelze GmbhMethods of and apparatus for transferring articles between carrier members
US4437943 *Jul 9, 1980Mar 20, 1984Olin CorporationMethod and apparatus for bonding metal wire to a base metal substrate
US4440597 *Mar 15, 1982Apr 3, 1984The Procter & Gamble CompanyWet-microcontracted paper and concomitant process
US4443117 *Jun 16, 1981Apr 17, 1984Terumo CorporationMeasuring apparatus, method of manufacture thereof, and method of writing data into same
US4495153 *May 3, 1982Jan 22, 1985Nissan Motor Company, LimitedCatalytic converter for treating engine exhaust gases
US4495453 *Jun 23, 1982Jan 22, 1985Fujitsu Fanuc LimitedSystem for controlling an industrial robot
US4500394 *May 16, 1984Feb 19, 1985At&T Technologies, Inc.Contacting a surface for plating thereon
US4566847 *Feb 28, 1983Jan 28, 1986Kabushiki Kaisha Daini SeikoshaIndustrial robot
US4576685 *Apr 23, 1985Mar 18, 1986Schering AgProcess and apparatus for plating onto articles
US4576689 *Apr 25, 1980Mar 18, 1986Makkaev Almaxud MProcess for electrochemical metallization of dielectrics
US4585539 *Oct 12, 1983Apr 29, 1986Technic, Inc.Electrolytic reactor
US4634503 *Jun 27, 1984Jan 6, 1987Daniel NogavichImmersion electroplating system
US4639028 *Nov 13, 1984Jan 27, 1987Economic Development CorporationHigh temperature and acid resistant wafer pick up device
US4648944 *Jul 18, 1985Mar 10, 1987Martin Marietta CorporationApparatus and method for controlling plating induced stress in electroforming and electroplating processes
US4800818 *Nov 3, 1986Jan 31, 1989Hitachi Kiden Kogyo Kabushiki KaishaLinear motor-driven conveyor means
US4898647 *Dec 22, 1988Feb 6, 1990Gould, Inc.Process and apparatus for electroplating copper foil
US4902398 *Apr 27, 1988Feb 20, 1990American Thim Film Laboratories, Inc.Computer program for vacuum coating systems
US4906341 *Sep 22, 1988Mar 6, 1990Kabushiki Kaisha ToshibaMethod of manufacturing semiconductor device and apparatus therefor
US4913085 *Aug 2, 1988Apr 3, 1990Esb Elektorstatische Spruh-Und Beschichtungsanlagen G.F. Vohringer GmbhCoating booth for applying a coating powder to the surface of workpieces
US4988533 *May 27, 1988Jan 29, 1991Texas Instruments IncorporatedMethod for deposition of silicon oxide on a wafer
US4990224 *Oct 25, 1989Feb 5, 1991International Business Machines CorporationCopper plating bath and process for difficult to plate metals
US5000827 *Jan 2, 1990Mar 19, 1991Motorola, Inc.Method and apparatus for adjusting plating solution flow characteristics at substrate cathode periphery to minimize edge effect
US5078852 *Oct 12, 1990Jan 7, 1992Microelectronics And Computer Technology CorporationPlating rack
US5083364 *Oct 19, 1988Jan 28, 1992Convac GmbhSystem for manufacturing semiconductor substrates
US5096550 *Oct 15, 1990Mar 17, 1992The United States Of America As Represented By The United States Department Of EnergyMethod and apparatus for spatially uniform electropolishing and electrolytic etching
US5178512 *Apr 1, 1991Jan 12, 1993Equipe TechnologiesPrecision robot apparatus
US5178639 *Jun 28, 1991Jan 12, 1993Tokyo Electron Sagami LimitedVertical heat-treating apparatus
US5180273 *Oct 9, 1990Jan 19, 1993Kabushiki Kaisha ToshibaApparatus for transferring semiconductor wafers
US5183377 *May 30, 1989Feb 2, 1993Mannesmann AgGuiding a robot in an array
US5186594 *Apr 19, 1990Feb 16, 1993Applied Materials, Inc.Dual cassette load lock
US5284548 *Mar 3, 1993Feb 8, 1994Microelectronics And Computer Technology CorporationProcess for producing electrical circuits with precision surface features
US5301700 *Mar 5, 1993Apr 12, 1994Tokyo Electron LimitedWashing system
US5302464 *Mar 4, 1992Apr 12, 1994Kanegafuchi Kagaku Kogyo Kabushiki KaishaMethod of plating a bonded magnet and a bonded magnet carrying a metal coating
US5306895 *Mar 26, 1992Apr 26, 1994Ngk Insulators, Ltd.Corrosion-resistant member for chemical apparatus using halogen series corrosive gas
US5377708 *Apr 26, 1993Jan 3, 1995Semitool, Inc.Multi-station semiconductor processor with volatilization
US5388945 *Aug 3, 1993Feb 14, 1995International Business Machines CorporationFully automated and computerized conveyor based manufacturing line architectures adapted to pressurized sealable transportable containers
US5391285 *Feb 25, 1994Feb 21, 1995Motorola, Inc.Adjustable plating cell for uniform bump plating of semiconductor wafers
US5391517 *Sep 13, 1993Feb 21, 1995Motorola Inc.Process for forming copper interconnect structure
US5405518 *Apr 26, 1994Apr 11, 1995Industrial Technology Research InstituteWorkpiece holder apparatus
US5409587 *Sep 16, 1993Apr 25, 1995Micron Technology, Inc.Sputtering with collinator cleaning within the sputtering chamber
US5482891 *Mar 17, 1995Jan 9, 1996Motorola, Inc.VCSEL with an intergrated heat sink and method of making
US5489341 *Aug 23, 1993Feb 6, 1996Semitool, Inc.Semiconductor processing with non-jetting fluid stream discharge array
US5500081 *Dec 5, 1994Mar 19, 1996Bergman; Eric J.Dynamic semiconductor wafer processing using homogeneous chemical vapors
US5501768 *Apr 29, 1994Mar 26, 1996Kimberly-Clark CorporationMethod of treating papermaking fibers for making tissue
US5508095 *Nov 2, 1994Apr 16, 1996Scapa Group PlcPapermachine clothing
US5512319 *Aug 22, 1994Apr 30, 1996Basf CorporationPolyurethane foam composite
US5593545 *Feb 6, 1995Jan 14, 1997Kimberly-Clark CorporationMethod for making uncreped throughdried tissue products without an open draw
US5597460 *Nov 13, 1995Jan 28, 1997Reynolds Tech Fabricators, Inc.Plating cell having laminar flow sparger
US5597836 *Feb 7, 1995Jan 28, 1997DowelancoN-(4-pyridyl) (substituted phenyl) acetamide pesticides
US5600532 *Apr 10, 1995Feb 4, 1997Ngk Spark Plug Co., Ltd.Thin-film condenser
US5609239 *Mar 16, 1995Mar 11, 1997Thyssen Aufzuege GmbhLocking system
US5711646 *Apr 22, 1997Jan 27, 1998Tokyo Electron LimitedSubstrate transfer apparatus
US5719447 *May 30, 1995Feb 17, 1998Intel CorporationMetal alloy interconnections for integrated circuits
US5723028 *Oct 19, 1994Mar 3, 1998Poris; JaimeElectrodeposition apparatus with virtual anode
US5723387 *Jul 22, 1996Mar 3, 1998Industrial Technology Research InstituteMethod and apparatus for forming very small scale Cu interconnect metallurgy on semiconductor substrates
US5730854 *May 30, 1996Mar 24, 1998Enthone-Omi, Inc.Alkoxylated dimercaptans as copper additives and de-polarizing additives
US5731678 *Jul 15, 1996Mar 24, 1998Semitool, Inc.Processing head for semiconductor processing machines
US5871626 *Oct 17, 1997Feb 16, 1999Intel CorporationFlexible continuous cathode contact circuit for electrolytic plating of C4, TAB microbumps, and ultra large scale interconnects
US5871805 *Apr 8, 1996Feb 16, 1999Lemelson; JeromeComputer controlled vapor deposition processes
US5882498 *Oct 16, 1997Mar 16, 1999Advanced Micro Devices, Inc.Method for reducing oxidation of electroplating chamber contacts and improving uniform electroplating of a substrate
US6017820 *Jul 17, 1998Jan 25, 2000Cutek Research, Inc.Integrated vacuum and plating cluster system
US6027631 *Nov 13, 1997Feb 22, 2000Novellus Systems, Inc.Electroplating system with shields for varying thickness profile of deposited layer
US6028986 *Mar 31, 1998Feb 22, 2000Samsung Electronics Co., Ltd.Methods of designing and fabricating intergrated circuits which take into account capacitive loading by the intergrated circuit potting material
US6036836 *Dec 19, 1997Mar 14, 2000Peeters; Joris Antonia FranciscusProcess to create metallic stand-offs on an electronic circuit
US6168695 *Jul 12, 1999Jan 2, 2001Daniel J. WoodruffLift and rotate assembly for use in a workpiece processing station and a method of attaching the same
US6174425 *May 14, 1997Jan 16, 2001Motorola, Inc.Process for depositing a layer of material over a substrate
US6174796 *Dec 30, 1998Jan 16, 2001Fujitsu LimitedSemiconductor device manufacturing method
US6179983 *Nov 13, 1997Jan 30, 2001Novellus Systems, Inc.Method and apparatus for treating surface including virtual anode
US6184068 *Aug 11, 1998Feb 6, 2001Semiconductor Energy Laboratory Co., Ltd.Process for fabricating semiconductor device
US6193859 *May 7, 1998Feb 27, 2001Novellus Systems, Inc.Electric potential shaping apparatus for holding a semiconductor wafer during electroplating
US6197181 *Mar 20, 1998Mar 6, 2001Semitool, Inc.Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece
US6197688 *Feb 12, 1998Mar 6, 2001Motorola Inc.Interconnect structure in a semiconductor device and method of formation
US6199301 *Jan 22, 1998Mar 13, 2001Industrial Automation Services Pty. Ltd.Coating thickness control
US6342137 *Jun 27, 2000Jan 29, 2002Semitool, Inc.Lift and rotate assembly for use in a workpiece processing station and a method of attaching the same
US6531046 *Dec 15, 2000Mar 11, 2003Shipley Company, L.L.C.Seed layer repair method
US6672820 *Dec 15, 1997Jan 6, 2004Semitool, Inc.Semiconductor processing apparatus having linear conveyer system
US6678055 *Nov 26, 2001Jan 13, 2004Tevet Process Control Technologies Ltd.Method and apparatus for measuring stress in semiconductor wafers
US6699373 *Aug 30, 2001Mar 2, 2004Semitool, Inc.Apparatus for processing the surface of a microelectronic workpiece
US6709562 *Jul 6, 1999Mar 23, 2004International Business Machines CorporationMethod of making electroplated interconnection structures on integrated circuit chips
US20020008036 *Apr 18, 2001Jan 24, 2002Hui WangPlating apparatus and method
US20020032499 *May 4, 2001Mar 14, 2002Wilson Gregory J.Tuning electrodes used in a reactor for electrochemically processing a microelectronic workpiece
US20030038035 *May 29, 2002Feb 27, 2003Wilson Gregory J.Methods and systems for controlling current in electrochemical processing of microelectronic workpieces
US20040031693 *Feb 27, 2003Feb 19, 2004Chen LinlinApparatus and method for electrochemically depositing metal on a semiconductor workpiece
US20040055877 *Mar 26, 2003Mar 25, 2004Wilson Gregory J.Workpiece processor having processing chamber with improved processing fluid flow
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7452812 *Apr 10, 2007Nov 18, 2008Interuniversitair Microelektronica Centrum VzwMethod to create super secondary grain growth in narrow trenches
US7745935Oct 16, 2008Jun 29, 2010ImecMethod to create super secondary grain growth in narrow trenches
US20070238294 *Apr 10, 2007Oct 11, 2007Interuniversitair Microelektronica Centrum (Imec)Method to create super secondary grain growth in narrow trenches
US20090102051 *Oct 16, 2008Apr 23, 2009Interuniversitair Microelektronica Centrum VzwMethod to create super secondary grain growth in narrow trenches
Classifications
U.S. Classification205/123, 205/291, 257/E21.175
International ClassificationC25D7/12, C23C28/00, C25D5/10, C25D3/38, H01L21/445, C23C28/02, H05K3/42, H01L21/768, H01L21/288
Cooperative ClassificationC25D5/10, H01L21/76873, H01L21/2885, H01L21/76868, C23C28/34, C23C28/322, H01L21/76877, H05K3/423, C25D3/38, H01L21/76843, H01L2221/1089, C25D7/123
European ClassificationC25D5/10, C25D3/38, H01L21/768C4, C25D7/12, C23C28/34, C23C28/322, H01L21/768C3H, H01L21/768C3S2, H01L21/288E, H01L21/768C3B