Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050167727 A1
Publication typeApplication
Application numberUS 11/095,074
Publication dateAug 4, 2005
Filing dateMar 30, 2005
Priority dateAug 29, 2001
Also published asUS6875707, US6878585, US6891215, US7153746, US20030045050, US20030207592, US20030209778
Publication number095074, 11095074, US 2005/0167727 A1, US 2005/167727 A1, US 20050167727 A1, US 20050167727A1, US 2005167727 A1, US 2005167727A1, US-A1-20050167727, US-A1-2005167727, US2005/0167727A1, US2005/167727A1, US20050167727 A1, US20050167727A1, US2005167727 A1, US2005167727A1
InventorsJohn Moore, Scott DeBoer
Original AssigneeMoore John T., Deboer Scott J.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Capacitors, methods of forming capacitors, and methods of forming capacitor dielectric layers
US 20050167727 A1
Abstract
A method of forming a capacitor includes forming first and second capacitor electrodes over a substrate. A capacitor dielectric region is formed intermediate the first and second capacitor electrodes, and includes forming a silicon nitride comprising layer over the first capacitor electrode. A silicon oxide comprising layer is formed over the silicon nitride comprising layer. The silicon oxide comprising layer is exposed to an activated nitrogen species generated from a nitrogen-containing plasma effective to introduce nitrogen into at least an outermost portion of the silicon oxide comprising layer. Silicon nitride is formed therefrom effective to increase a dielectric constant of the dielectric region from what it was prior to said exposing. Capacitors and methods of forming capacitor dielectric layers are also disclosed.
Images(7)
Previous page
Next page
Claims(14)
1-39. (canceled)
40. A method of forming a semiconductor construction comprising:
forming a first electrode material over a substrate;
forming a dielectric region over the first electrode material, the forming the dielectric comprising:
forming a first layer comprising silicon nitride over the first electrode material;
oxidizing to form a second layer comprising silicon oxide, where at least some of the silicon within the second layer is contributed from the first electrode material; and
increasing the dielectric constant of the dielectric region by exposing the second layer to an activated nitrogen species generated from a nitrogen-containing plasma, the exposing introducing nitrogen into the second layer to form silicon nitride within an outermost portion of the second layer; and
forming a second electrode material over the dielectric region.
41. The method of claim 40 wherein the exposing comprises:
providing a plasma chamber comprising a substrate receiver and an electrode spaced at least 0.1 inch from the substrate receiver;
placing the substrate onto the receiver; and
injecting a gas comprising nitrogen into the chamber and generating the nitrogen-containing plasma.
42. The method of claim 40 wherein the oxidizing to form the second layer fills pinholes present in the first layer.
43. The method of claim 40 wherein the second layer is formed over the first layer.
44. A method of forming a dielectric region comprising:
forming a first layer over a substrate, the first layer comprising silicon nitride and having an upper surface;
forming a second layer over the upper surface, the second layer comprising silicon oxide and having a lower portion and an upper portion;
positioning the substrate on a substrate receiver within a deposition chamber, the substrate receiver being spaced from a powerable electrode by at least 0.1 inch;
providing a nitrogen-containing gas into the chamber; and
forming silicon nitride in the upper portion of the second layer by generating a plasma within the chamber, the plasma comprising an activated nitrogen species which diffuses into the second layer.
45. The method of claim 44 wherein the substrate receiver is spaced from the powerable electrode by at least 1.0 inch.
46. The method of claim 44 wherein the substrate receiver is spaced from the powerable electrode by at least 2.0 inch.
47. The method of claim 44 wherein the nitrogen-containing gas comprises NH3.
48. The method of claim 44 wherein the nitrogen-containing gas comprises N2.
49. The method of claim 44 wherein the nitrogen-containing gas comprises NH3.
50. A semiconductor construction comprising:
a first electrode material;
a dielectric region over the first electrode material, the dielectric region comprising a silicon nitride layer having an outer surface and having a plurality of pinholes at least partially filled with silicon oxide which is free of silicon nitride; and
a second electrode material over the outer surface and spaced from the silicon oxide.
51. The semiconductor construction of claim 50 wherein the pinholes are only partially filled with silicon oxide.
52. The semiconductor construction of claim 50 wherein the dielectric region further comprises an oxide layer disposed between the first electrode material and the silicon nitride layer.
Description
    TECHNICAL FIELD
  • [0001]
    This invention relates capacitors, to methods of forming capacitors and to methods of forming capacitor dielectric layers.
  • BACKGROUND OF THE INVENTION
  • [0002]
    Capacitors are commonly-used electrical components in semiconductor circuitry, for example in DRAM circuitry. As integrated circuitry density increases, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing capacitor area. A typical capacitor is comprised of two conductive electrodes separated by a non-conducting dielectric region. The dielectric region is preferably comprised of one or more materials preferably having a high dielectric constant and low leakage current characteristics. Example materials include silicon oxides, such as SiO2, and Si3N4. Si3N4 is typically preferred due to its higher dielectric constant than SiO2.
  • [0003]
    Numerous capacitor dielectric materials have been and are being developed in an effort to meet the increasing stringent requirements associated with the production of smaller and smaller capacitor devices used in higher density integrated circuitry. Most of these materials do, however, add increased process complexity or cost over utilization of conventional SiO2 and Si3N4 capacitor dielectric materials.
  • [0004]
    One dielectric region in use today includes a composite of silicon oxide and silicon nitride layers. Specifically, a first capacitor electrode is formed to have a silicon oxide comprising layer, typically silicon dioxide, of 6 to 10 Angstroms thereover. Such might be formed by deposition, or more typically by ambient or native oxide formation due to oxidation of the first electrode material (for example conductively doped polysilicon) when exposed to clean room ambient atmosphere. Thereafter, a silicon nitride layer is typically deposited by low pressure chemical vapor deposition. This can, however, undesirably produce very small pinholes in the silicon nitride layer, particularly with thin layers of less than 200 Angstroms, with the pinholes becoming particularly problematic in layers of less than or equal to about 75 Angstroms thick. These pinholes can undesirably reduce film density and result in undesired leakage current in operation.
  • [0005]
    One technique for filling such pinholes is to oxidize the substrate in a manner which fills such pinholes with silicon oxide material. For example, one such manner where the lower electrode material comprises silicon is to expose the substrate to suitable oxidizing conditions to cause silicon from the electrode and silicon from the silicon nitride to oxidize. Such forms silicon oxide material which thereby completely fills the pinholes and forms a silicon oxide layer typically from about 5 Angstroms to about 25 Angstroms thick over the silicon nitride. Wet oxidation conditions are typically used.
  • [0006]
    A second capacitor electrode is ultimately formed thereover, with the dielectric region in such example comprising an oxide-nitride-oxide composite. Typically achieved dielectric constant for such a capacitor dielectric region is about 5. Higher dielectric constant capacitor dielectric regions are of course desired, and it would be desirable to provide methods which enable utilization of silicon nitride and/or silicon oxide material dielectric regions if practical.
  • [0007]
    The invention was primarily motivated in improving dielectric constant of silicon nitride comprising capacitor dielectric layers having pinholes formed therein which are filled with silicon oxide material. However the invention is in no way so limited as will be appreciated by the artisan, with the invention only being limited by the accompanying claims as literally worded without narrowing reference to the specification, and in accordance with the doctrine of equivalents.
  • SUMMARY
  • [0008]
    The invention includes capacitors, methods of forming capacitors and methods of forming capacitor dielectric layers. In one implementation, a method of forming a capacitor includes forming first and second capacitor electrodes over a substrate. A capacitor dielectric region is formed intermediate the first and second capacitor electrodes, and includes forming a silicon nitride comprising layer over the first capacitor electrode. A silicon oxide comprising layer is formed over the silicon nitride comprising layer. The silicon oxide comprising layer is exposed to an activated nitrogen species generated from a nitrogen-containing plasma effective to introduce nitrogen into at least an outermost portion of the silicon oxide comprising layer. Silicon nitride is formed therefrom effective to increase a dielectric constant of the dielectric region from what it was prior to said exposing.
  • [0009]
    In one implementation, a method of forming a capacitor dielectric layer includes forming a silicon nitride comprising layer over a substrate. An outer silicon oxide comprising layer is formed over the silicon nitride comprising layer. The substrate is provided with the silicon nitride and the silicon oxide comprising layers within a plasma deposition chamber. The chamber includes a substrate receiver and a powerable electrode spaced therefrom, and the substrate is received by the receiver. A spacing between the receiver and the electrode of at least 0.1 inch is provided, with the substrate being received on the receiver. With such spacing, a nitrogen comprising gas is injected to within the chamber and with the electrode generating a plasma therefrom effective to form an activated nitrogen species which diffuses into the outer silicon oxide comprising layer. Silicon nitride is formed therefrom in only an outermost portion of the silicon oxide comprising layer.
  • [0010]
    In one implementation, a capacitor includes first and second capacitor electrodes. A capacitor dielectric region is received intermediate the first and second capacitor electrodes. The capacitor dielectric region includes a silicon nitride comprising layer having an outermost surface which contacts the second capacitor electrode. The outermost surface consists essentially of silicon nitride. The silicon nitride comprising layer has a plurality of pinholes therein which are at least partially filled with silicon oxide material which is spaced from the second electrode.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0011]
    Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
  • [0012]
    FIG. 1 is a diagrammatic sectional view of a semiconductor wafer fragment in process in accordance with an aspect of the invention.
  • [0013]
    FIG. 2 is a view of the FIG. 1 wafer fragment at a processing step subsequent to that shown by FIG. 1.
  • [0014]
    FIG. 3 is a view of the FIG. 2 wafer fragment at a processing step subsequent to that shown by FIG. 2.
  • [0015]
    FIG. 4 is an alternate view of the FIG. 2 wafer fragment at a processing step subsequent to that shown by FIG. 2.
  • [0016]
    FIG. 5 is another alternate view of the FIG. 2 wafer fragment at a processing step subsequent to that shown by FIG. 2.
  • [0017]
    FIG. 6 is a diagrammatic view of a plasma deposition chamber usable in accordance with an aspect of the invention.
  • [0018]
    FIG. 7 is a view of the FIG. 3 wafer fragment at a processing step subsequent to that shown by FIG. 3.
  • [0019]
    FIG. 8 is a view of the FIG. 4 wafer fragment at a processing step subsequent to that shown by FIG. 4.
  • [0020]
    FIG. 9 is a view of the FIG. 5 wafer fragment at a processing step subsequent to that shown by FIG. 5.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0021]
    This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
  • [0022]
    A wafer fragment in process in accordance with the method of forming a capacitor in accordance with an aspect of the invention is indicated generally with reference numeral 10. Such comprises a bulk monocrystalline silicon substrate 12. In the context of this document, the term “semiconductor substrate” or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. An insulative layer 14, for example doped or undoped silicon dioxide, or silicon nitride, is formed over bulk substrate 12.
  • [0023]
    A first capacitor electrode material 16 is formed over insulative layer 14. At this point, or preferably later in the process, electrode material 16 is ultimately patterned/provided into some desired first capacitor electrode shape. Exemplary materials for electrode 16 include silicon (for example polysilicon) metals, conductive metal oxides, and any other conductive layer or layers. An exemplary thickness in one preferred embodiment, and particularly where layer 16 comprises polysilicon is 600 Angstroms. A first or inner silicon oxide comprising layer 18 is formed over, and “on” as shown, first capacitor electrode 16. An exemplary method for forming layer 18 is by oxidizing an outer portion of electrode material 16, for example by exposure to clean room ambient. This oxide layer is not preferred, but rather an effect of an exposed silicon or other oxidizable substrate. Typical thickness for layer 18 is less than or equal to 15 Angstroms. Layer 18 preferably consists essentially of silicon dioxide.
  • [0024]
    A silicon nitride comprising layer 20 is formed over first capacitor electrode 16 and in the illustrated preferred embodiment is formed on first or inner silicon oxide comprising layer 18. An exemplary thickness is from 30 Angstroms to 80 Angstroms. In but one embodiment, silicon nitride comprising layer 20 is formed to have a plurality of pinholes 22 formed therein. Such are shown in exaggerated width in the figures for clarity. In the illustrated embodiment, at least some pinholes extend completely through layer 20 to silicon oxide comprising layer 18. Silicon nitride comprising layer 20 might be deposited by any existing or yet-to-be developed technique, with chemical vapor deposition or plasma enhanced chemical vapor deposition being but examples. One exemplary process whereby a silicon nitride layer 20 is deposited by chemical vapor deposition includes NH3 at 300 sccm, dichlorosilane at 100 sccm, 750 mTorr, 600 C., and 60 minutes of processing.
  • [0025]
    Referring to FIG. 2, a second or outer silicon oxide comprising layer 24 is formed over silicon nitride comprising layer 20, and as shown in the preferred embodiment is formed thereon. In one preferred embodiment, and where silicon nitride comprising layer 20 includes pinholes, silicon oxide comprising layer 24 is formed effective to fill such pinholes with silicon oxide, as shown. Such preferably occurs by an oxidation. One example method of forming silicon oxide comprising layer 24 is to oxidize the substrate effective to both fill said pinholes with silicon oxide derived from at least some silicon of the first capacitor electrode material and form such second silicon oxide comprising layer 24 on silicon nitride comprising layer 20 thereover from at least some silicon of the silicon nitride material. By way of example only, exemplary oxidation conditions include 800 C., 5 slpm H2, 10 slpm O2, at atmospheric pressure for 15 minutes. For purposes of the continuing discussion, second silicon oxide comprising layer 24 upon formation includes a portion 25 which is everywhere received elevationally over silicon nitride comprising layer 20, and which is outside of pinholes 22. An exemplary thickness for portion 25 is from 5 Angstroms to 25 Angstroms.
  • [0026]
    The silicon oxide comprising layer is exposed to an activated nitrogen species generated from a nitrogen-containing plasma effective to introduce nitrogen into at least an outermost portion of the silicon oxide comprising layer, and silicon nitride is formed therefrom. By way of example only, FIGS. 3, 4 and 5 illustrate different exemplary embodiments of the same where the silicon nitride comprising layer includes pinholes formed therein. FIG. 3 depicts wafer fragment embodiment 10, FIG. 4 an embodiment 10 a, and FIG. 5 an embodiment 10 b. Like numerals from the first described embodiments are utilized in FIGS. 4 and 5, with differences being indicated by different numerals or by “a” or “b” suffixes, respectively. In each of the depicted preferred embodiments, the exposing and forming of silicon nitride therefrom transforms only an outermost portion of the second silicon oxide comprising layer to silicon nitride. Alternately in accordance with an aspect of the invention, the entirety of a silicon oxide comprising layer received over a silicon nitride comprising layer might be transformed to silicon nitride.
  • [0027]
    Transformation of the respective illustrated portions of former silicon oxide comprising layer 24 ultimately to silicon nitride is depicted by the stippling intended to show the transformation to silicon nitride. For example, FIG. 3 depicts all of portion 25 of silicon oxide comprising layer 24 as being transformed to silicon nitride. FIG. 4 depicts an embodiment wherein only an outermost part of portion 25 a is ultimately transformed to silicon nitride. The FIG. 4 embodiment shows approximately half of portion 25 a being transformed to silicon nitride. Of course, more or less of portion 25 might alternately be transformed in connection with the FIG. 4 embodiment. In FIG. 5, the exposing and forming silicon nitride therefrom was also effective to transform an outermost portion 27 of the silicon oxide material within the pinholes to silicon nitride. Such depicts an approximate outermost portion constituting roughly one-third of the pinhole depth in FIG. 5, although more or less transformation of the subject silicon oxide material within the pinholes might be transformed in accordance with the FIG. 5 and similar embodiments. In each of the preferred FIGS. 3-5 embodiments, at least some silicon oxide remains within the previously formed pinholes, with the embodiments of FIGS. 3 and 4 depicting processing whereby no silicon nitride is formed within pinholes 22.
  • [0028]
    Exemplary preferred processing by which such exposing and transformation to silicon nitride occurs is as described in U.S. patent application Ser. No. 09/633,556 filed Aug. 7, 2000, entitled “Transistor Structures, Methods of Incorporating Nitrogen Into Silicon-Oxide-Containing Layers, and Methods of Forming Transistors”, listing Gurtej S. Sandhu, John T Moore and Neil R. Rueger as inventors, and which is herein fully incorporated by reference. One preferred process for effecting the exposing and formation of silicon nitride is described with reference to FIG. 6. Such diagrammatically depicts a plasma deposition chamber 60. Such preferably constitutes a single wafer processor comprising a powerable electrode 62 and a wafer receiver or chuck 64. Receiver 64 might be heated or cooled from an appropriate power source. Receiver 64 and electrode 62 are received within chamber walls 66. By way of example only, an exemplary such reactor would be a high density plasma chamber from Applied Materials. Electrode 62 and receiver 64 are spaced from one another by a depicted distance 68. Typically and preferably, such spacing is adjustable by the operator. In one preferred embodiment, substrate 10 of FIG. 2 is provided within chamber 60 received by receiver 64.
  • [0029]
    Nitrogen is injected to within chamber 60, for example from one or more injection ports 70, and with electrode 62 a plasma 72 is generated therefrom effective to form the activated nitrogen species. In one most preferred embodiment, generated plasma 72 is spaced from the outer silicon oxide comprising layer of substrate 10. Such is preferably accomplished by the control of spacing 68 and the powering of electrode 62 to, in the preferred embodiment, preclude plasma 72 from directly being exposed to the outer surface of substrate 10. One reason for preferably avoiding direct plasma exposure is to avoid possible plasma damage to underlying devices. The illustrated plasma 72 constitutes an exemplary remote plasma, wherein the actual plasma species is not provided directly in contact with substrate 10. Plasma generation outside of the chamber could also be utilized to generate the activated nitrogen. Preferred spacing 68 is at least 0.1 inch, more preferably at least 1.0 inch, still more preferably at least 2.0 inches, and even more preferably at least 4.0 inches. Exemplary preferred nitrogen gasses include one or more of N2, NH3 and NOx. Other exemplary processing parameters are as described in U.S. patent application Ser. No. 09/633,556 referred to above. In one preferred embodiment, the activated nitrogen species diffuses into the outer silicon oxide comprising layer 24, and silicon nitride is formed therefrom in only an outermost portion of the silicon oxide comprising layer.
  • [0030]
    Preferably, the electrode is powered at anywhere from 100 to 3000 watts, with an exemplary preferred pressure range during the processing being, for example, from 10 mTorr to 1 Torr. Chuck temperature is preferably maintained from, for example, room temperature to about 900 C. Preferred exposure times include from 5 seconds to 60 seconds.
  • [0031]
    The formation of silicon nitride therefrom might occur during such exemplary exposing. Alternately, such might occur afterward from conventional subsequent wafer processing involving thermal exposure of the substrate, or by a dedicated thermal annealing step. For example and by way of example only, if wafer receiver 64 is maintained at a temperature of around 800 C. or higher during the exposing, silicon nitride may inherently form during such exposing by the act of nitrogen diffusion into layer 24. Alternately by way of example only and if processing at lower temperatures, silicon nitride might subsequently be formed from the diffused nitrogen species by thermally annealing the substrate at a temperature of at least 600 C. after the exposing for some suitable period of time to effect silicon nitride transformation.
  • [0032]
    Referring to FIGS. 7, 8 and 9, a second capacitor electrode 40 is formed over the substrate. In the preferred and illustrated embodiment, second capacitor electrode material 40 is formed on (in contact with) transformed layer 24/24 a/24 b. An exemplary thickness range for layer 40 is from 300 Angstroms to 600 Angstroms. Second electrode material 40 might comprise the same or different materials from first electrode material 16. In the depicted and preferred embodiment, layers 18, 20 and transformed layer 24/24 a/24 b constitute a respective capacitor dielectric region which is received intermediate the first and second capacitor electrodes. Most preferably in accordance with the preferred embodiment, the exposing of silicon oxide comprising layer 24 and the transformation to silicon nitride is effective to increase a dielectric constant of the dielectric region from what it was prior to the exposing.
  • [0033]
    The invention also comprises capacitors independent of the method of fabrication. For example, FIGS. 7, 8 and 9 depict capacitor dielectric regions 18/20/24, 18/20/24 a and 18/20/24 b. Each comprises a silicon nitride comprising layer 20/24, 20/24 a and 20/24 b, respectively, having outermost surfaces 45, 45 a and 45 b, respectively. Surfaces 45, 45 a and 45 b contact the respective second capacitor electrodes 40. Outermost surfaces 45145 a/45 b consist essentially of silicon nitride. Silicon nitride comprising layers 20/24, 20/24 a and 20/24 b have a plurality of pinholes 22 therein which are at least partially filled with silicon oxide comprising material which is spaced from second electrode material 40. In the embodiments of FIGS. 7 and 8, such provide examples wherein the pinholes are totally filled with silicon oxide material. The embodiment of FIG. 9 depicts but one example wherein the pinholes are only partially filled with silicon oxide material, and in such depicted and preferred embodiment where the pinholes comprise uppermost portions which are filled with silicon nitride material.
  • [0034]
    In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4254161 *Aug 16, 1979Mar 3, 1981International Business Machines CorporationPrevention of low pressure chemical vapor deposition silicon dioxide undercutting and flaking
US4262631 *Oct 1, 1979Apr 21, 1981Kubacki Ronald MThin film deposition apparatus using an RF glow discharge
US4435447 *Nov 18, 1981Mar 6, 1984Fujitsu LimitedMethod for forming an insulating film on a semiconductor substrate surface
US4605447 *Apr 26, 1984Aug 12, 1986U.S. Philips CorporationMethods of manufacturing semiconductor devices
US4891684 *Aug 4, 1987Jan 2, 1990Hitachi, Ltd.Semiconductor device
US4996081 *Apr 7, 1986Feb 26, 1991Ellul Joseph PMethod of forming multiple nitride coating on silicon
US5026574 *Jan 25, 1989Jun 25, 1991The General Electric Company, P.L.C.Chemical vapor deposition process for depositing large-grain polysilicon films
US5032545 *Oct 30, 1990Jul 16, 1991Micron Technology, Inc.Process for preventing a native oxide from forming on the surface of a semiconductor material and integrated circuit capacitors produced thereby
US5142438 *Nov 15, 1991Aug 25, 1992Micron Technology, Inc.Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contact
US5227651 *Feb 28, 1992Jul 13, 1993Samsung Electronics, Co., Ltd.Semiconductor device having a capacitor with an electrode grown through pinholes
US5237188 *Nov 27, 1991Aug 17, 1993Kabushiki Kaisha ToshibaSemiconductor device with nitrided gate insulating film
US5318924 *Jan 22, 1993Jun 7, 1994Hewlett-Packard CompanyNitridation of titanium-tungsten interconnects
US5324679 *Feb 28, 1992Jun 28, 1994Samsung Electronics Co., Ltd.Method for manufacturing a semiconductor device having increased surface area conductive layer
US5330920 *Jun 15, 1993Jul 19, 1994Digital Equipment CorporationMethod of controlling gate oxide thickness in the fabrication of semiconductor devices
US5330936 *May 27, 1992Jul 19, 1994Nec CorporationMethod of producing a silicon nitride film and method of fabricating a semiconductor device
US5334554 *Jan 24, 1992Aug 2, 1994Taiwan Semiconductor Manufacturing Co., Ltd.Nitrogen plasma treatment to prevent field device leakage in VLSI processing
US5378645 *May 18, 1993Jan 3, 1995Oki Electric Industry Co., Ltd.Method of making a semiconductor device with a capacitor
US5382533 *Jun 18, 1993Jan 17, 1995Micron Semiconductor, Inc.Method of manufacturing small geometry MOS field-effect transistors having improved barrier layer to hot electron injection
US5393702 *Jul 6, 1993Feb 28, 1995United Microelectronics CorporationVia sidewall SOG nitridation for via filling
US5397748 *Dec 24, 1992Mar 14, 1995Nec CorporationMethod of producing semiconductor device with insulating film having at least silicon nitride film
US5398641 *Jul 27, 1993Mar 21, 1995Texas Instruments IncorporatedMethod for p-type doping of semiconductor structures formed of group II and group VI elements
US5436481 *Jan 19, 1994Jul 25, 1995Nippon Steel CorporationMOS-type semiconductor device and method of making the same
US5445999 *Nov 13, 1992Aug 29, 1995Micron Technology, Inc.Advanced technique to improve the bonding arrangement on silicon surfaces to promote uniform nitridation
US5498890 *Jul 6, 1992Mar 12, 1996Samsung Electronics Co., Ltd.Semiconductor device having a multi-layered dielectric structure and manufacturing method thereof
US5500380 *Apr 14, 1994Mar 19, 1996Goldstar Co., Ltd.Method for fabricating thin film transistor
US5504029 *Jun 6, 1994Apr 2, 1996Hitachi, Ltd.Method of producing semiconductor integrated circuit device having memory cell and peripheral circuit MISFETs
US5508542 *Oct 28, 1994Apr 16, 1996International Business Machines CorporationPorous silicon trench and capacitor structures
US5518946 *Feb 28, 1994May 21, 1996Sony CorporationProcess for fabricating capacitors in dynamic RAM
US5518958 *Jul 29, 1994May 21, 1996International Business Machines CorporationPrevention of agglomeration and inversion in a semiconductor polycide process
US5523596 *Mar 14, 1995Jun 4, 1996Mitsubishi Denki Kabushiki KaishaSemiconductor device having capacitor and manufacturing method therefor
US5596218 *Oct 18, 1993Jan 21, 1997Digital Equipment CorporationHot carrier-hard gate oxides by nitrogen implantation before gate oxidation
US5612558 *Nov 15, 1995Mar 18, 1997Micron Technology, Inc.Hemispherical grained silicon on refractory metal nitride
US5619057 *Apr 19, 1996Apr 8, 1997Sony CorporationComplex film overlying a substrate with defined work function
US5620908 *Sep 19, 1995Apr 15, 1997Kabushiki Kaisha ToshibaManufacturing method of semiconductor device comprising BiCMOS transistor
US5633036 *Apr 21, 1995May 27, 1997The Board Of Trustees Of The University Of IllinoisSelective low temperature chemical vapor deposition of titanium disilicide onto silicon regions
US5716864 *Jan 22, 1996Feb 10, 1998Nkk CorporationMethod of manufacturing a non-volatile semiconductor memory device with peripheral transistor
US5719083 *Jun 7, 1995Feb 17, 1998Sony CorporationMethod of forming a complex film over a substrate having a specifically selected work function
US5731235 *Oct 30, 1996Mar 24, 1998Micron Technology, Inc.Methods of forming a silicon nitrite film, a capacitor dielectric layer and a capacitor
US5731325 *Jun 6, 1995Mar 24, 1998Andrulis Pharmaceuticals Corp.Treatment of melanomas with thalidomide alone or in combination with other anti-melanoma agents
US5760475 *Nov 14, 1994Jun 2, 1998International Business Machines CorporationRefractory metal-titanium nitride conductive structures
US5763922 *Feb 28, 1997Jun 9, 1998Intel CorporationCMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers
US5861651 *Feb 28, 1997Jan 19, 1999Lucent Technologies Inc.Field effect devices and capacitors with improved thin film dielectrics and method for making same
US5882978 *Apr 22, 1997Mar 16, 1999Micron Technology, Inc.Methods of forming a silicon nitride film, a capacitor dielectric layer and a capacitor
US5885877 *Apr 21, 1997Mar 23, 1999Advanced Micro Devices, Inc.Composite gate electrode incorporating dopant diffusion-retarding barrier layer adjacent to underlying gate dielectric
US5897354 *Dec 17, 1996Apr 27, 1999Cypress Semiconductor CorporationMethod of forming a non-volatile memory device with ramped tunnel dielectric layer
US5920779 *Jul 31, 1997Jul 6, 1999United Microelectronics Corp.Differential gate oxide thickness by nitrogen implantation for mixed mode and embedded VLSI circuits
US5939750 *Jan 21, 1998Aug 17, 1999Advanced Micro DevicesUse of implanted ions to reduce oxide-nitride-oxide (ONO) etch residue and polystringers
US6033998 *Mar 9, 1998Mar 7, 2000Lsi Logic CorporationMethod of forming variable thickness gate dielectrics
US6040249 *Aug 8, 1997Mar 21, 2000Texas Instruments IncorporatedMethod of improving diffusion barrier properties of gate oxides by applying ions or free radicals of nitrogen in low energy
US6051865 *Nov 9, 1998Apr 18, 2000Advanced Micro Devices, Inc.Transistor having a barrier layer below a high permittivity gate dielectric
US6054396 *Jun 3, 1997Apr 25, 2000Micron Technology, Inc.Semiconductor processing method of reducing thickness depletion of a silicide layer at a junction of different underlying layers
US6057220 *Sep 23, 1997May 2, 2000International Business Machines CorporationTitanium polycide stabilization with a porous barrier
US6060406 *May 28, 1998May 9, 2000Lucent Technologies Inc.MOS transistors with improved gate dielectrics
US6063713 *Nov 10, 1997May 16, 2000Micron Technology, Inc.Methods for forming silicon nitride layers on silicon-comprising substrates
US6077754 *Feb 5, 1998Jun 20, 2000Srinivasan; AnandMethods of forming a silicon nitride film, a capacitor dielectric layer and a capacitor
US6080629 *Apr 21, 1997Jun 27, 2000Advanced Micro Devices, Inc.Ion implantation into a gate electrode layer using an implant profile displacement layer
US6080682 *Dec 18, 1997Jun 27, 2000Advanced Micro Devices, Inc.Methodology for achieving dual gate oxide thicknesses
US6087229 *Mar 9, 1998Jul 11, 2000Lsi Logic CorporationComposite semiconductor gate dielectrics
US6087236 *Nov 24, 1998Jul 11, 2000Intel CorporationIntegrated circuit with multiple gate dielectric structures
US6091109 *May 11, 1999Jul 18, 2000Nec CorporationSemiconductor device having different gate oxide thicknesses by implanting halogens in one region and nitrogen in the second region
US6091110 *Oct 29, 1999Jul 18, 2000Spectrian CorporationMOSFET device having recessed gate-drain shield and method
US6093661 *Aug 30, 1999Jul 25, 2000Micron Technology, Inc.Integrated circuitry and semiconductor processing method of forming field effect transistors
US6096597 *Jan 28, 1998Aug 1, 2000Texas Instruments IncorporatedMethod for fabricating an integrated circuit structure
US6100163 *Jan 7, 1999Aug 8, 2000Taiwan Semiconductor Manufacturing CompanyGap filling of shallow trench isolation by ozone-tetraethoxysilane
US6110780 *Apr 1, 1999Aug 29, 2000Taiwan Semiconductor Manufacturing CompanyUsing NO or N2 O treatment to generate different oxide thicknesses in one oxidation step for single poly non-volatile memory
US6110842 *Apr 22, 1998Aug 29, 2000Texas Instruments IncorporatedMethod of forming multiple gate oxide thicknesses using high density plasma nitridation
US6111744 *May 14, 1998Aug 29, 2000Micron Technology, Inc.Capacitor constructions having silicon nitride dielectric materials
US6168980 *Sep 26, 1996Jan 2, 2001Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the same
US6171900 *Apr 15, 1999Jan 9, 2001Taiwan Semiconductor Manufacturing CompanyCVD Ta2O5/oxynitride stacked gate insulator with TiN gate electrode for sub-quarter micron MOSFET
US6174821 *Jun 3, 1997Jan 16, 2001Micron Technology, Inc.Semiconductor processing method of depositing polysilicon
US6184110 *Apr 30, 1998Feb 6, 2001Sharp Laboratories Of America, Inc.Method of forming nitrogen implanted ultrathin gate oxide for dual gate CMOS devices
US6197701 *Oct 23, 1998Mar 6, 2001Taiwan Semiconductor Manufacturing CompanyLightly nitridation surface for preparing thin-gate oxides
US6201303 *Oct 14, 1999Mar 13, 2001Advanced Micro Devices, Inc.Method of forming a local interconnect with improved etch selectivity of silicon dioxide/silicide
US6207532 *Sep 30, 1999Mar 27, 2001Taiwan Semiconductor Manufacturing CompanySTI process for improving isolation for deep sub-micron application
US6207586 *Jun 17, 1999Mar 27, 2001Lucent Technologies Inc.Oxide/nitride stacked gate dielectric and associated methods
US6207985 *Feb 1, 1999Mar 27, 2001Texas Instruments IncorporatedDRAM memory cell and array having pass transistors with surrounding gate
US6225167 *Mar 13, 2000May 1, 2001Taiwan Semiconductor Manufacturing CompanyMethod of generating multiple oxide thicknesses by one oxidation step using NH3 nitridation followed by re-oxidation
US6228701 *Dec 19, 1997May 8, 2001Seimens AktiengesellschaftApparatus and method for minimizing diffusion in stacked capacitors formed on silicon plugs
US6232244 *May 1, 2000May 15, 2001Advanced Micro Devices, Inc.Methodology for achieving dual gate oxide thicknesses
US6245616 *Jan 6, 1999Jun 12, 2001International Business Machines CorporationMethod of forming oxynitride gate dielectric
US6255703 *Jun 2, 1999Jul 3, 2001Advanced Micro Devices, Inc.Device with lower LDD resistance
US6265327 *Jun 17, 1998Jul 24, 2001Japan Science And Technology Corp.Method for forming an insulating film on semiconductor substrate surface and apparatus for carrying out the method
US6268296 *Dec 18, 1998Jul 31, 2001Texas Instruments IncorporatedLow temperature process for multiple voltage devices
US6348420 *Dec 23, 1999Feb 19, 2002Asm America, Inc.Situ dielectric stacks
US6350707 *Sep 3, 1999Feb 26, 2002United Microelectronics Corp.Method of fabricating capacitor dielectric
US6362085 *Jul 19, 2000Mar 26, 2002Taiwan Semiconductor Manufacturing CompanyMethod for reducing gate oxide effective thickness and leakage current
US6399445 *Dec 15, 1998Jun 4, 2002Texas Instruments IncorporatedFabrication technique for controlled incorporation of nitrogen in gate dielectric
US6399448 *Nov 19, 1999Jun 4, 2002Chartered Semiconductor Manufacturing Ltd.Method for forming dual gate oxide
US6399520 *Mar 9, 2000Jun 4, 2002Tokyo Electron LimitedSemiconductor manufacturing method and semiconductor manufacturing apparatus
US6410991 *Nov 20, 1998Jun 25, 2002Mitsubishi Denki Kabushiki KaishaSemiconductor device and method of manufacturing the same
US6413881 *Mar 9, 2000Jul 2, 2002Lsi Logic CorporationProcess for forming thin gate oxide with enhanced reliability by nitridation of upper surface of gate of oxide to form barrier of nitrogen atoms in upper surface region of gate oxide, and resulting product
US6682979 *Sep 12, 2001Jan 27, 2004Micron Technology, Inc.Methods of forming transistors associated with semiconductor substrates
US6686298 *Jun 22, 2000Feb 3, 2004Micron Technology, Inc.Methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates
US6690046 *Nov 13, 2001Feb 10, 2004Micron Technology, Inc.Semiconductor assemblies, methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates
US6723599 *Dec 3, 2001Apr 20, 2004Micron Technology, Inc.Methods of forming capacitors and methods of forming capacitor dielectric layers
US6893981 *Jul 2, 2003May 17, 2005Hynix Semiconductor Inc.Method of manufacturing a semiconductor device by RTA process in nitrogen atmosphere
US20020009861 *Jun 12, 1998Jan 24, 2002Pravin K. NarwankarMethod and apparatus for the formation of dielectric layers
US20020052124 *Nov 14, 2001May 2, 2002Ivo RaaijmakersIn situ dielectric stacks
US20030034518 *May 17, 2001Feb 20, 2003Kabushiki Kaisha ToshibaMethod for manufacturing semiconductor memory
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7803678Jun 25, 2008Sep 28, 2010Round Rock Research, LlcMethod of forming a structure over a semiconductor substrate
US8017470Sep 13, 2011Round Rock Research, LlcMethod of forming a structure over a semiconductor substrate
US8058130Aug 22, 2008Nov 15, 2011Micron Technology, Inc.Method of forming a nitrogen-enriched region within silicon-oxide-containing masses
US20020094621 *Jan 15, 2002Jul 18, 2002Sandhu Gurtej S.Methods of forming a nitrogen enriched region
US20090252863 *Jul 3, 2006Oct 8, 2009Pioneer CorporationMethod of manufacturing protection film and method of manufacturing inorganic film
Classifications
U.S. Classification257/310, 257/E21.008, 257/E21.268, 438/761, 438/250, 257/640
International ClassificationH01L21/02, H01L21/314
Cooperative ClassificationH01L28/40, H01L21/3144
European ClassificationH01L28/40, H01L21/314B1
Legal Events
DateCodeEventDescription
May 27, 2010FPAYFee payment
Year of fee payment: 4
Aug 8, 2014REMIMaintenance fee reminder mailed
Dec 26, 2014LAPSLapse for failure to pay maintenance fees
Feb 17, 2015FPExpired due to failure to pay maintenance fee
Effective date: 20141226