Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050186765 A1
Publication typeApplication
Application numberUS 10/784,904
Publication dateAug 25, 2005
Filing dateFeb 23, 2004
Priority dateFeb 23, 2004
Also published asCN1922717A, CN100524630C, EP1719158A1, US7078302, US7611976, US20060286763, WO2005083762A1
Publication number10784904, 784904, US 2005/0186765 A1, US 2005/186765 A1, US 20050186765 A1, US 20050186765A1, US 2005186765 A1, US 2005186765A1, US-A1-20050186765, US-A1-2005186765, US2005/0186765A1, US2005/186765A1, US20050186765 A1, US20050186765A1, US2005186765 A1, US2005186765A1
InventorsYi Ma, Khaled Ahmed, Kevin Cunningham, Robert McIntosh, Abhilash Mayur, Haifan Liang, Mark Yam, Toi Leung, Christopher Olsen, Shulin Wang, Majeed Foad, Gary Miner
Original AssigneeYi Ma, Ahmed Khaled Z., Cunningham Kevin L., Mcintosh Robert C., Mayur Abhilash J., Haifan Liang, Mark Yam, Leung Toi Y.B., Christopher Olsen, Shulin Wang, Majeed Foad, Miner Gary E.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Gate electrode dopant activation method for semiconductor manufacturing
US 20050186765 A1
Abstract
In one embodiment, the invention generally provides a method for annealing a doped layer on a substrate including depositing a polycrystalline layer to a gate oxide layer and implanting the polycrystalline layer with a dopant to form a doped polycrystalline layer. The method further includes exposing the doped polycrystalline layer to a rapid thermal anneal to readily distribute the dopant throughout the polycrystalline layer. Subsequently, the method includes exposing the doped polycrystalline layer to a laser anneal to activate the dopant in an upper portion of the polycrystalline layer.
Images(4)
Previous page
Next page
Claims(33)
1. A method for annealing a doped layer on a substrate, comprising:
depositing a polycrystalline layer to a gate oxide layer;
implanting the polycrystalline layer with a dopant to form a doped polycrystalline layer;
exposing the doped polycrystalline layer to a rapid thermal anneal; and
exposing the doped polycrystalline layer to a laser anneal.
2. The method of claim 1, wherein the polycrystalline layer comprises at least one element selected from the group consisting of silicon, germanium, carbon and combinations thereof.
3. The method of claim 2, wherein the dopant is selected from the group consisting of boron, phosphorous, arsenic and combinations thereof.
4. The method of claim 3, wherein the doped polycrystalline layer has a dopant concentration from about 1×1019 atoms/cm3 to about 1×1021 atoms/cm3.
5. The method of claim 4, wherein the rapid thermal anneal is at a temperature from about 900° C. to about 1,200° C. and last for a time period from about 1 second to about 10 seconds.
6. The method of claim 4, wherein the laser anneal is at a temperature from about 1,000° C. to about 1,415° C.
7. The method of claim 6, wherein the laser anneal last for about 500 milliseconds or less.
8. The method of claim 7, wherein the doped polycrystalline layer has an electrical resistivity less than 400 ohms/cm2.
9. A method for annealing a layer on a substrate, comprising:
depositing a polycrystalline layer containing a lattice to the substrate;
doping the polycrystalline layer with at least one dopant element to form a doped polycrystalline layer; and
annealing the doped polycrystalline layer with a laser to incorporate the at least one dopant element into the lattice.
10. The method of claim 9, wherein the polycrystalline layer comprises at least one element selected from the group consisting of silicon, germanium, carbon and combinations thereof.
11. The method of claim 10, wherein the dopant element is selected from the group consisting of boron, phosphorous, arsenic and combinations thereof.
12. The method of claim 11, wherein the doped polycrystalline layer has a dopant concentration from about 1×1019 atoms/cm3 to about 1×1021 atoms/cm3.
13. The method of claim 12, wherein the doped polycrystalline layer is exposed to a rapid thermal anneal prior to the laser anneal.
14. The method of claim 13, wherein the rapid thermal anneal is at a temperature from about 800° C. to about 1,400° C. and last for a time period from about 2 second to about 20 seconds.
15. The method of claim 12, wherein the laser anneal is at a temperature from about 1,000° C. to about 1,415° C.
16. The method of claim 15, wherein the laser anneal last for about 500 milliseconds or less.
17. The method of claim 16, wherein the doped polycrystalline layer has an electrical resistivity less than 400 ohms/cm2.
18. A method for annealing a doped silicon layer on a substrate, comprising:
depositing a polycrystalline layer to the substrate;
doping the polycrystalline layer with at least one dopant element to form a doped polycrystalline layer;
exposing the doped polycrystalline layer to a rapid thermal anneal at a first temperature; and
exposing the doped polycrystalline layer to a laser anneal at a second temperature from about 1,000° C. to about 1,415° C.
19. The method of claim 18, wherein the polycrystalline layer comprises at least one element selected from the group consisting of silicon, germanium, carbon and combinations thereof.
20. The method of claim 19, wherein the dopant is selected from the group consisting of boron, phosphorous, arsenic and combinations thereof.
21. The method of claim 20, wherein the doped polycrystalline layer has a dopant concentration from about 1×1019 atoms/cm3 to about 1×1021 atoms/cm3.
22. The method of claim 21, wherein the first temperature is from about 800° C. to about 1,400° C. and last for a time period from about 2 second to about 20 seconds.
23. The method of claim 22, wherein the laser anneal last for about 500 milliseconds or less.
24. The method of claim 23, wherein the doped polycrystalline layer has an electrical resistivity less than 400 ohms/cm2.
25. A method for annealing a layer on a substrate, comprising:
depositing a doped polycrystalline layer containing a lattice to the substrate; and
annealing the doped polycrystalline layer with a laser to incorporate the at least one dopant element into the lattice.
26. The method of claim 25, wherein the doped polycrystalline layer comprises at least one element selected from the group consisting of silicon, germanium, carbon and combinations thereof.
27. The method of claim 26, wherein the doped polycrystalline layer comprises a dopant element selected from the group consisting of boron, phosphorous, arsenic and combinations thereof.
28. The method of claim 27, wherein the doped polycrystalline layer comprises the dopant element with a concentration about 1×1019 atoms/cm3 to about 1×1021 atoms/cm3.
29. The method of claim 28, wherein the doped polycrystalline layer is exposed to a rapid thermal anneal prior to the laser anneal.
30. The method of claim 29, wherein the rapid thermal anneal is at a temperature from about 800° C. to about 1,400° C. and last for a time period from about 2 second to about 20 seconds.
31. The method of claim 30, wherein the laser anneal is at a temperature from about 1,000° C. to about 1,415° C.
32. The method of claim 31, wherein the laser anneal last for about 100 milliseconds or less.
33. The method of claim 32, wherein the doped polycrystalline layer has an electrical resistivity less than 400 ohms/cm2.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    Embodiments of the invention generally relate to the field of semiconductor manufacturing processes, more particular, to methods for dopant activation within silicon-containing films forming semiconductor devices, such as gate electrodes.
  • [0003]
    2. Description of the Related Art
  • [0004]
    As smaller transistors are manufactured, thinner gate dielectric material is needed to enhance device performance. However, the carrier depletion contributes about 4 Å to inversion oxide thickness gate electrode material, such as p-type polysilicon doped with boron or n-type polysilicon doped with arsenic and/or phosphorous. Reducing the poly-depletion has become critical to maintain the device performance. Conventional processes include a rapid thermal annealing process which has a thermal budget limitation. For example, temperatures higher than 1050° C. are undesirable since boron penetrates through the gate dielectric material to degrade device performance and reliability.
  • [0005]
    Ultra shallow source/drain junctions are becoming more challenging to produce as junction depth is required to be less than 30 nm for sub-100 nm CMOS (complementary metal-oxide semiconductor) devices. Conventional doping by implantation followed by thermal post-annealing is less effective as the junction depth approaches the size of 10 nm, since thermal post-annealing causes enhanced dopant diffusion. Dopant diffusion may contaminate nearby layers and cause failure of the device.
  • [0006]
    Activating the polysilicon gate electrode without causing dopant diffusion is a major challenge for front end of line (FEOL) processing. A tight balance exists between enhanced dopant activation and aggregated dopant diffusion. An aggressive activation anneal may lead to high carrier concentration, but the dopant may be driven into the gate dielectric layer or even into the channel region. The balance becomes more difficult to maintain as device makers try to overcome poly-depletion. Poly-depletion is a reduction of activated dopants within the inversion region of a polysilicon layer. Poly-depletion accounts for an increasing fraction of Tox-inv (carrier concentration/poly-depletion) as gate lengths and gate dielectric thicknesses become smaller. For substrate features in the size of 130 nm and 90 nm, conventional thermal processes such as rapid thermal processing (RTP) and spike annealing are the main dopant activation methods. The resulting poly-depletion contributes 4-5 Å to Tox-inv. An additional reduction of 1 Å of the poly-depletion is necessary for a substrate feature with the size of 65 nm. Drive current gain of about 3% is expected with each angstrom of poly-depletion reduction. Conventional thermal processes are not capable of annealing such as small substrate feature without provoking dopant diffusion. In addition, preventing dopant penetration and use of thermally sensitive high-k materials requires low thermal budget activation anneal.
  • [0007]
    Laser anneal, which can achieve high dopant activation without driving dopant diffusion, has been developed to meet the requirements for poly depletion for use in 65 nm features. Laser annealing technology produces transient temperatures near the silicon melting point within a few milliseconds, which results in high dopant activation with little dopant diffusion. This is a particular benefit for a process such as boron activation, since boron diffuses much faster than does phosphorous and arsenic. However, laser anneal temperatures that melt the silicon has been shown to cause polycrystalline grain size growth which have been shown to results in device yield loss.
  • [0008]
    Therefore, there is a need to have a process for doping polycrystalline layers within a feature and subsequently annealing and activating the doped polycrystalline with minimal or no dopant diffusion.
  • SUMMARY OF THE INVENTION
  • [0009]
    In one embodiment, the invention generally provides a method for annealing a doped layer on a substrate including depositing a polycrystalline layer to a gate oxide layer, implanting the polycrystalline layer with a dopant to form a doped polycrystalline layer, exposing the doped polycrystalline layer to a rapid thermal anneal and exposing the doped polycrystalline layer to a laser anneal.
  • [0010]
    In another embodiment, the invention generally provides a method for annealing a layer on a substrate including depositing a polycrystalline layer containing a lattice to the substrate, doping the polycrystalline layer with at least one dopant element to form a doped polycrystalline layer and annealing the doped polycrystalline layer with a laser to incorporate the at least one dopant element into the lattice.
  • [0011]
    In another embodiment, the invention generally provides a method for annealing a doped silicon layer on a substrate including depositing a polycrystalline layer to the substrate, doping the polycrystalline layer with at least one dopant element to form a doped polycrystalline layer, exposing the doped polycrystalline layer to a rapid thermal anneal at a first temperature and exposing the doped polycrystalline layer to a laser anneal at a second temperature from about 1,000° C. to about 1,415° C.
  • [0012]
    In another embodiment, the invention generally provides a method for annealing a layer on a substrate including depositing a doped polycrystalline layer containing a lattice to the substrate and annealing the doped polycrystalline layer with a laser to incorporate the at least one dopant element into the lattice.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0013]
    So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
  • [0014]
    FIGS. 1A-1E depict a step-wise formation of layers within a gate stack structure;
  • [0015]
    FIG. 2 is a flow chart illustrating a process to deposit a doped polysilicon layer within a gate stack; and
  • [0016]
    FIGS. 3A-3C depict formation of layers within a gate stack structure.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • [0017]
    The present invention teaches methods for forming a doped polycrystalline silicon layer onto a dielectric material, such as silicon dioxide, silicon oxynitride or a high dielectric constant material. Generally, the polycrystalline layer is doped by ion implantation, thermally annealed, such as with a rapid thermal annealing (RTA) process, and subsequently laser annealed to activate the dopants by a dynamic surface anneal (DSA) process.
  • [0018]
    FIGS. 1A-1E show a cross-sectional view of a gate stack structure progressing through processes disclosed in the present invention. FIG. 1A depicts a dielectric layer 20 disposed on a substrate 10, such as a silicon substrate used in semiconductor processes. In one example, substrate 10 may be a 300 mm p-type silicon substrate doped with boron to resistivity from about 15 Ω-cm to about 20 Ω-cm and is usually pre-cleaned with a conventional pre-gate clean prior to the deposition of dielectric layer 20.
  • [0019]
    Dielectric layer 20 may be deposited to substrate 10 by a variety of deposition processes, such as rapid thermal oxidation (RTO), chemical vapor deposition (CVD), plasma enhanced-CVD (PE-CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), atomic layer epitaxy (ALE) or combinations thereof. Preferably, a dielectric material, such as SiO2 or SiOxNy, is grown on the substrate 10 by an RTO process. Materials suitable as dielectric layer 20 include silicon oxide, silicon nitride, silicon oxynitride, hafnium oxide, hafnium silicate, aluminum oxide, aluminum silicate, zirconium oxide, zirconium silicate, derivatives thereof and combinations thereof. Generally, dielectric layer 20 is deposited with a thickness from about 1 Å to about 150 Å, preferably from about 5 Å to about 50 Å.
  • [0020]
    In some embodiments, the dielectric material may be nitrided, such as with decoupled plasma nitridation (DPN) or thermal nitridation in nitric oxide (NO) or nitrous oxide (N2O). A post-nitridation anneal is conducted to more strongly bond nitrogen into the oxide and to improve the interface between dielectric layer 20 and the substrate 10. For example, silicon oxide may be grown to substrate 10 by an RTO process, followed by a DPN process to form a silicon oxynitride with a nitrogen concentration from about 1×1014 atoms/cm2 to about 1×1016 atoms/cm2, for example, about 1×1015 atoms/cm2. Other nitrided dielectric materials include aluminum oxynitride, nitrided hafnium silicate, hafnium oxynitride and zirconium oxynitride.
  • [0021]
    In FIG. 2, a flow chart depicts process 100 including step 110 to deposit polysilicon layer 30, such as polycrystalline silicon, to the dielectric layer 20, as shown in FIG. 1B. Polysilicon layer 30 is generally deposited by chemical vapor deposition (CVD), rapid thermal-CVD (RT-CVD), plasma enhanced-CVD (PE-CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), atomic layer epitaxy (ALE) or combinations thereof. Preferably, the polysilicon layer 30 is deposited with an RT-CVD process at a temperature from about 650° C. to about 800° C., and more preferably from about 700° C. to about 750° C. During an RT-CVD process, the temperature may be varied to induce variances in grain size of the polysilicon layer 30. For example, the average polysilicon grain size may be about 50 Å larger at 720° C. than at 710° C. Generally, polysilicon layer 30 is deposited with a thickness from about 100 Å to about 10,000 Å, preferably from about 500 Å to about 2,500 Å, and more preferably from about 750 Å to about 1,500 Å. Beside grain sizes, dual layer polysilicon also can be deposited with RT-CVD technique. Polysilicon layer 30 is generally polycrystalline silicon, but may contain other elements such as germanium and or carbon. Therefore, polysilicon layer 30 may include Si, SiGe, SiC or SiGeC. In some embodiments, the polysilicon layer may have a columnar structure with thin diameter or a dual layer structure combination including a microgram layer on the bottom and a columnar layer on the top.
  • [0022]
    Hardware that may be used to deposit dielectric layers and/or polysilicon layers include the Epi Centura® system and the PolyGen® system available from Applied Materials, Inc., located in Santa Clara, Calif. A useful rapid-thermal CVD chamber for growing oxides is the Radiance® system available from Applied Materials, Inc., located in Santa Clara, Calif. An ALD apparatus that may be used to deposit high-k layers and/or polysilicon layers is disclosed in commonly assigned U.S. Patent Publication No. 20030079686, and is incorporated herein by reference in entirety for the purpose of describing the apparatus. Other apparatuses include batch, high-temperature furnaces, as known in the art.
  • [0023]
    Step 120 includes the doping of polysilicon layer 30 with elemental dopants 31. FIG. 1C illustrates elemental dopants 31 in an upper portion 32 of polysilicon layer 30. The elemental dopants penetrate into the upper portion 32 of polysilicon layer 30 at a depth from about a single atomic layer to about 150 Å, preferably at about 70 Å. Elemental dopants may include boron, arsenic, phosphorus, gallium, antimony, indium or combinations thereof. Elemental dopants may have a concentration in the polysilicon layer 30 from about 1×1019 atoms/cm3 to about 1×1021 atoms/cm3. For example, polysilicon layer 30 is doped P type, such as by using boron ions to add boron at a concentration in the range from about 1×1019 atoms/cm3 to about 1×1021 atoms/cm3, preferably from about 1×1020 atoms/cm3 to about 5×1020 atoms/cm3. In another example, polysilicon layer 30 is doped N+ type, such as by ion implanting of phosphorus to a concentration in the range from about 1×1019 atoms/cm3 to about 1×1021 atoms/cm3, preferably from about 1×1020 atoms/cm3 to about 5×1020 atoms/cm3. In another example, polysilicon layer 30 is doped N type, such as by diffusion of arsenic or phosphorus to a concentration in the range from about 1×105 atoms/cm3 to about 1×1019 atoms/cm3.
  • [0024]
    Dopants may be implanted with an ion implantation process, such as described in commonly assigned, U.S. Pat. No. 6,583,018, which is incorporated herein by reference in entirety for the purpose of describing the apparatus. An ion implantation apparatus useful during this embodiment is capable of ion implantation at a very low implantation energy of about 5 KeV or less, preferably about 3 KeV or less. Two ion implantation apparatuses useful in the present invention are manufactured and sold under the names Quantum III® system and Implant xR LEAP® system, both available from Applied Materials Inc., Santa Clara, Calif. For example, boron is implanted with energy of about 3 KeV and a dose from about 1×1015 atoms/cm2 to about 1×1014 atoms/cm2. In one example, the boron is implanted at about 4×1015 atoms/cm2. In another example, boron is implanted at about 8×1015 atoms/cm2.
  • [0025]
    In step 130, the substrate is exposed to a thermal anneal process to diffuse and distribute the dopant elements 31 from the upper portion 32 throughout the polysilicon layer 30 to form a doped polysilicon layer 34. The preferred annealing process is a rapid thermal annealing (RTA) process lasting from about 2 seconds to about 20 seconds, preferably from about 5 seconds to about 10 seconds. The RTA process heats the substrate to a temperature from about 800° C. to about 1,400° C., preferably from about 1,000° C. to about 1,200° C. For example, an RTA process heats the substrate to about 1,000° C. for about 5 seconds. The correct combination of temperature and time ensures that the RTA process distributes elemental dopants 31 throughout the polysilicon layer 30 without contaminating nearby features in the device, as depicted in FIG. 1D. One RTA chamber that has been found to be useful is the Centura RTP® system available from Applied Materials, Inc., located in Santa Clara, Calif.
  • [0026]
    In step 140, the doped polysilicon layer 34 was laser annealed by a dynamic surface annealing (DSA) process. The DSA process activates the elemental dopants 31 and the silicon within the doped polysilicon layer 34 to form an activated-doped polysilicon layer 36, as depicted in FIG. 1E. The activation replaces atom sites from the crystalline lattice of a polysilicon layer with dopant atoms 33. Therefore, the crystalline lattice, usually silicon, opens and incorporates the incoming dopant atoms 33, such as boron, arsenic, phosphorus or other dopants previously disclosed.
  • [0027]
    The DSA process heats the doped polysilicon layer 34 near the melting point, without actually causing a liquid state. The DSA process heats the doped polysilicon layer 34 to a temperature from about 1,000° C. to about 1,415° C., preferably from about 1,050° C. to about 1,400° C. Temperatures higher than the melting point of polycrystalline silicon (1,415° C.) are not desirable, since dopant diffusion is likely to cause contamination of other materials within the feature. Depending on temperature, the substrate is exposed to the laser for various time durations. The DSA process is conducted for less than 500 milliseconds, preferably less than 100 milliseconds. The DSA process may be conducted on a DSA platform, available from Applied Materials, Inc., Santa Clara, Calif. Generally, the laser emits light with a wavelength selected from 10.6 μm or 0.88 μm.
  • [0028]
    FIGS. 3A-3C depicts the deposition of polysilicon during the formation of a gate stack structure. A dielectric layer 204 is deposed to a substrate 200, as shown with a cross-sectional view in FIG. 3A. The substrate 200 may include, though not shown, a variety of features including doped regions. Dielectric layer 204 includes silicon dioxide, silicon oxynitride, silicon nitride and high-k materials as previously described. The substrate 200 also includes shallow trench isolations (STIs) 202. STIs 202 are generally formed by oxidizing the sidewalls of trenches etched into substrate 200 and subsequent filling of the trenches with a high desity plasma CVD oxide.
  • [0029]
    FIG. 3B illustrates polysilicon layer 206 deposited on the dielectric layer 204 and the STI 202. Polysilicon layer 206 may be deposited by chemical vapor deposition (CVD), rapid thermal-CVD (RT-CVD), plasma enhanced-CVD (PE-CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), or combinations thereof. In one embodiment, polysilicon layer 206 is deposited with an RT-CVD process at a temperature from about 650° C. to about 800° C., and more preferably from about 700° C. to about 750° C. Generally, polysilicon layer 206 is deposited with a thickness from about 100 Å to about 10,000 Å, preferably from about 500 Å to about 2,500 Å, and more preferably from about 750 Å to about 1,500 Å. Polysilicon layer 206 is generally polycrystalline silicon, but may contain other elements such as germanium and or carbon. Therefore, polysilicon layer 206 may include Si, SiGe, SiC or SiGeC.
  • [0030]
    Polysilicon layer 206 is patterned and etched to form a patterned polysilicon 208, as depicted in FIG. 3C. Polysilicon layer 206 may be doped prior to being etched, but generally is maintained undoped until patterned polysilicon 208 is formed. Patterned polysilicon 208 may be doped, annealed and/or have more layers deposited thereon, such as an offset spacer (not shown). For example, patterned polysilicon may be encapsulated with the deposition of an offset spacer and subsequently doped with an ion implantation process, exposed to a RTA process to anneal and exposed to a DSA process to activate the implanted dopants.
  • EXPERIMENTS
  • [0031]
    To simulate a doped polycrystalline silicon gate electrode, polycrystalline silicon was deposited on eight substrates (Substrates A-H) containing a layer of silicon oxynitride gate dielectric, as shown in Table 1. The substrates were 300 mm p-type (boron doped) silicon wafers with resistivity of 15-20 Ω-cm. The substrates were exposed to a pre-gate clean, followed by exposure to a rapid thermal oxidation process. A SiO2 film was formed with a thickness of about 20 Å. The SiO2 film was plasma nitrided by decoupled plasma nitridation, resulting in a nitrogen concentration of about 1×1015 atoms/cm2. All of the substrates were exposed to a post-nitridation anneal to more strongly bond nitrogen into the silicon oxide and improve the surface interface.
    TABLE 1
    Substrate Poly-Si (° C.) [B] (×1015) RTA DSA
    A 710 4 x
    B 710 4 x x
    C 720 4 x
    D 720 4 x x
    E 710 8 x
    F 710 8 x x
    G 720 8 x
    H 720 8 x x
  • [0032]
    Polycrystalline silicon was deposited with a single-wafer, rapid-thermal chemical vapor deposition tool to a thickness of about 1,000 Å. The average poly grain size was varied by depositing polysilicon at temperature of 710° C. for Substrates A, B, E and F, while polysilicon was deposited to Substrates C, D, G and H at 720° C. to produce larger grains. Boron was implanted with an energy of 3 KeV and a dose of 4×1015/cm2 to Substrates A-D and 8×1015/cm2 for Substrates E-H. All of the substrates went through a conventional RTA process at about 1,000° C. Substrates B, D, F and H were laser annealed by a DSA process at 1,350° C.
  • [0033]
    The sheet resistance (Rs) and spreading resistance of the resulting structures was measured to evaluate the carrier concentration and activation. The dopant (boron) profiles were analyzed by secondary ion mass spectroscopy (SIMS). Poly grain structure was analyzed with x-ray diffraction spectroscopy (XRD) and cross section transmission electron microscopy (TEM).
  • [0034]
    The laser anneal reduced the Rs greater than achieved by solely increasing the dopant concentration. For example, doubling the dopant concentration reduced Rs by about 10%. However, while maintaining the dopant concentration at 4×1015/cm2, the Rs was reduced as much as 40% for substrates exposed to a DSA process. The Rs was reduced as much as 50% on substrates with doubled dopant concentration and exposed to a DSA process. Poly grain structure had little impact on the Rs. The polysilicon deposited at 720° C. was a few percent lower in Rs then the polysilicon deposited at 710° C. Laser annealing reduced the sheet resistance through at least three mechanisms, such as additional dopant diffusion, alteration of the poly grain structure, and an increase in the dopant activation.
  • [0035]
    No additional dopant diffusion was observed by SIMS. The dopant was fully diffused by the RTA process, and no changes were seen after laser anneal. The laser irradiated each point on the wafer for only a few milliseconds, so the dopant did not have enough time to diffuse despite the high temperature. The polysilicon grain structure did show some minor changes with laser anneal. An XRD analysis showed that the grain size increased by 9 Å, from 361 Å to 370 Å after a DSA process. The TEM images showed that the columnar structures were well maintained, but grain structure appeared to be slightly more crystalline. Grain structure changes may have been a contributor to lower sheet resistance. However, there was no conspicuous increase in the grain size that would threaten device yield, as can occur with laser anneals above the silicon melting temperature.
  • [0036]
    The spreading resistance profiles showed that the carrier concentration increased with the laser anneal temperature throughout the polysilicon. The dopant activation increase was particularly large at the interface between the polysilicon and the oxynitrided layer. The higher carrier concentration reduced the poly-depletion. Laser annealing may have reduced the sheet resistance through an increase in dopant activation. The brief, high temperature laser anneal created more carriers in the polysilicon film.
  • [0037]
    While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4834831 *Sep 4, 1987May 30, 1989Research Development Corporation Of JapanMethod for growing single crystal thin films of element semiconductor
US5112439 *Nov 14, 1990May 12, 1992McncMethod for selectively depositing material on substrates
US5273930 *Sep 3, 1992Dec 28, 1993Motorola, Inc.Method of forming a non-selective silicon-germanium epitaxial film
US5294286 *Jan 12, 1993Mar 15, 1994Research Development Corporation Of JapanProcess for forming a thin film of silicon
US5372860 *Jul 6, 1993Dec 13, 1994Corning IncorporatedSilicon device production
US5374570 *Aug 19, 1993Dec 20, 1994Fujitsu LimitedMethod of manufacturing active matrix display device using insulation layer formed by the ale method
US5399506 *May 24, 1994Mar 21, 1995Sony CorporationSemiconductor fabricating process
US5469806 *Aug 20, 1993Nov 28, 1995Nec CorporationMethod for epitaxial growth of semiconductor crystal by using halogenide
US5480818 *Feb 9, 1993Jan 2, 1996Fujitsu LimitedMethod for forming a film and method for manufacturing a thin film transistor
US5527733 *Feb 18, 1994Jun 18, 1996Seiko Instruments Inc.Impurity doping method with adsorbed diffusion source
US5674304 *Sep 23, 1994Oct 7, 1997Semiconductor Energy Laboratory Co., Ltd.Method of heat-treating a glass substrate
US5693139 *Jun 15, 1993Dec 2, 1997Research Development Corporation Of JapanGrowth of doped semiconductor monolayers
US5796116 *Jul 25, 1995Aug 18, 1998Sharp Kabushiki KaishaThin-film semiconductor device including a semiconductor film with high field-effect mobility
US5807792 *Dec 18, 1996Sep 15, 1998Siemens AktiengesellschaftUniform distribution of reactants in a device layer
US5906680 *Dec 24, 1996May 25, 1999International Business Machines CorporationMethod and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers
US5908307 *Jan 31, 1997Jun 1, 1999Ultratech Stepper, Inc.Fabrication method for reduced-dimension FET devices
US5966605 *Nov 7, 1997Oct 12, 1999Advanced Micro Devices, Inc.Reduction of poly depletion in semiconductor integrated circuits
US6025627 *May 29, 1998Feb 15, 2000Micron Technology, Inc.Alternate method and structure for improved floating gate tunneling devices
US6042654 *Jan 13, 1998Mar 28, 2000Applied Materials, Inc.Method of cleaning CVD cold-wall chamber and exhaust lines
US6100171 *Mar 3, 1998Aug 8, 2000Advanced Micro Devices, Inc.Reduction of boron penetration by laser anneal removal of fluorine
US6159852 *Feb 13, 1998Dec 12, 2000Micron Technology, Inc.Method of depositing polysilicon, method of fabricating a field effect transistor, method of forming a contact to a substrate, method of forming a capacitor
US6232196 *Mar 5, 1999May 15, 2001Asm America, Inc.Method of depositing silicon with high step coverage
US6284686 *Dec 22, 1999Sep 4, 2001Osram Sylvania Inc.Lead and arsenic free borosilicate glass and lamp containing same
US6291319 *Dec 17, 1999Sep 18, 2001Motorola, Inc.Method for fabricating a semiconductor structure having a stable crystalline interface with silicon
US6303476 *Jun 12, 2000Oct 16, 2001Ultratech Stepper, Inc.Thermally induced reflectivity switch for laser thermal processing
US6335280 *Jan 13, 1997Jan 1, 2002Asm America, Inc.Tungsten silicide deposition process
US6348420 *Dec 23, 1999Feb 19, 2002Asm America, Inc.Situ dielectric stacks
US6352945 *Jun 7, 1999Mar 5, 2002Asm Japan K.K.Silicone polymer insulation film on semiconductor substrate and method for forming the film
US6358829 *Sep 16, 1999Mar 19, 2002Samsung Electronics Company., Ltd.Semiconductor device fabrication method using an interface control layer to improve a metal interconnection layer
US6383955 *Jun 7, 1999May 7, 2002Asm Japan K.K.Silicone polymer insulation film on semiconductor substrate and method for forming the film
US6383956 *Aug 20, 2001May 7, 2002Ultratech Stepper, Inc.Method of forming thermally induced reflectivity switch for laser thermal processing
US6387761 *Feb 4, 2000May 14, 2002Applied Materials, Inc.Anneal for enhancing the electrical characteristic of semiconductor devices
US6410463 *Oct 18, 2000Jun 25, 2002Asm Japan K.K.Method for forming film with low dielectric constant on semiconductor substrate
US6451119 *Nov 29, 2000Sep 17, 2002Genus, Inc.Apparatus and concept for minimizing parasitic chemical vapor deposition during atomic layer deposition
US6458718 *Apr 24, 2001Oct 1, 2002Asm Japan K.K.Fluorine-containing materials and processes
US6489241 *Sep 17, 1999Dec 3, 2002Applied Materials, Inc.Apparatus and method for surface finishing a silicon film
US6544900 *Nov 14, 2001Apr 8, 2003Asm America, Inc.In situ dielectric stacks
US6559520 *Apr 25, 2002May 6, 2003Asm Japan K.K.Siloxan polymer film on semiconductor substrate
US6562720 *Feb 14, 2002May 13, 2003Applied Materials, Inc.Apparatus and method for surface finishing a silicon film
US6635588 *Feb 19, 2002Oct 21, 2003Ultratech Stepper, Inc.Method for laser thermal processing using thermally induced reflectivity switch
US6645838 *Apr 11, 2002Nov 11, 2003Ultratech Stepper, Inc.Selective absorption process for forming an activated doped region in a semiconductor
US6784101 *May 16, 2002Aug 31, 2004Advanced Micro Devices IncFormation of high-k gate dielectric layers for MOS devices fabricated on strained lattice semiconductor substrates with minimized stress relaxation
US6797558 *Jan 15, 2002Sep 28, 2004Micron Technology, Inc.Methods of forming a capacitor with substantially selective deposite of polysilicon on a substantially crystalline capacitor dielectric layer
US6821825 *Feb 11, 2002Nov 23, 2004Asm America, Inc.Process for deposition of semiconductor films
US20010020712 *Jan 18, 2001Sep 13, 2001Ivo RaaijmakersMethod of depositing silicon with high step coverage
US20010024871 *Jan 31, 2001Sep 27, 2001Fuji Xerox Co.Semiconductor device and method and apparatus for manufacturing semiconductor device
US20010046567 *Apr 6, 2001Nov 29, 2001Nobuo MatsukiSiloxan polymer film on semiconductor substrate and method for forming same
US20010055672 *Feb 7, 2001Dec 27, 2001Todd Michael A.Low dielectric constant materials and processes
US20020019148 *Aug 20, 2001Feb 14, 2002Ultratech Stepper, Inc.Thermally induced reflectivity switch for laser thermal processing
US20020022294 *Aug 27, 2001Feb 21, 2002Ultratech Stepper, Inc.Thermally induced reflectivity switch for laser thermal processing
US20020090818 *Feb 14, 2002Jul 11, 2002Anna Lena ThilderkvistApparatus and method for surface finishing a silicon film
US20020093042 *Nov 13, 2001Jul 18, 2002Sang-Jeong OhIntegrated circuit devices that utilize doped Poly-Si1-xGex conductive plugs as interconnects and methods of fabricating the same
US20020145168 *Feb 5, 2001Oct 10, 2002International Business Machines CorporationMethod for forming dielectric stack without interfacial layer
US20020168868 *Feb 11, 2002Nov 14, 2002Todd Michael A.Deposition Over Mixed Substrates
US20020173113 *Feb 11, 2002Nov 21, 2002Todd Michael A.Dopant Precursors and Processes
US20020173130 *Feb 11, 2002Nov 21, 2002Pomerede Christophe F.Integration of High K Gate Dielectric
US20020197831 *Feb 11, 2002Dec 26, 2002Todd Michael A.Thin Films and Methods of Making Them
US20030022528 *Feb 11, 2002Jan 30, 2003Todd Michael A.Improved Process for Deposition of Semiconductor Films
US20030036268 *May 29, 2002Feb 20, 2003Brabant Paul D.Low temperature load and bake
US20030045074 *Aug 29, 2001Mar 6, 2003Cindy SeibelMethod for semiconductor gate doping
US20030082300 *Feb 11, 2002May 1, 2003Todd Michael A.Improved Process for Deposition of Semiconductor Films
US20030189208 *Apr 5, 2002Oct 9, 2003Kam LawDeposition of silicon layers for active matrix liquid crystal display (AMLCD) applications
US20040033674 *Aug 14, 2002Feb 19, 2004Todd Michael A.Deposition of amorphous silicon-containing films
US20040226911 *Apr 24, 2003Nov 18, 2004David DuttonLow-temperature etching environment
US20040253776 *Jun 12, 2003Dec 16, 2004Thomas HoffmannGate-induced strain for MOS performance improvement
US20050079691 *Oct 10, 2003Apr 14, 2005Applied Materials, Inc.Methods of selective deposition of heavily doped epitaxial SiGe
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7522968Jul 10, 2007Apr 21, 2009Applied Materials, Inc.Scheduling method for processing equipment
US7550381Jul 18, 2005Jun 23, 2009Applied Materials, Inc.Contact clean by remote plasma and repair of silicide surface
US7601648 *Jul 31, 2006Oct 13, 2009Applied Materials, Inc.Method for fabricating an integrated gate dielectric layer for field effect transistors
US7642203 *Jan 5, 2010Dongbu Hitek Co., Ltd.Passivation layer for semiconductor device and manufacturing method thereof
US7645710Jan 12, 2010Applied Materials, Inc.Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system
US7678710Mar 16, 2010Applied Materials, Inc.Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system
US7737007Aug 29, 2008Jun 15, 2010Applied Materials, Inc.Methods to fabricate MOSFET devices using a selective deposition process
US7795124Jun 23, 2006Sep 14, 2010Applied Materials, Inc.Methods for contact resistance reduction of advanced CMOS devices
US7837838Dec 20, 2006Nov 23, 2010Applied Materials, Inc.Method of fabricating a high dielectric constant transistor gate using a low energy plasma apparatus
US7902018Sep 26, 2007Mar 8, 2011Applied Materials, Inc.Fluorine plasma treatment of high-k gate stack for defect passivation
US8019467Sep 13, 2011Applied Materials, Inc.Scheduling method for processing equipment
US8119210May 21, 2004Feb 21, 2012Applied Materials, Inc.Formation of a silicon oxynitride layer on a high-k dielectric material
US8329525 *Oct 4, 2010Dec 11, 2012Stmicroelectronics, Inc.Method for fabricating at least three metal-oxide semiconductor transistors having different threshold voltages
US8536492Jul 22, 2005Sep 17, 2013Applied Materials, Inc.Processing multilayer semiconductors with multiple heat sources
US8586479Jan 23, 2012Nov 19, 2013Applied Materials, Inc.Methods for forming a contact metal layer in semiconductor devices
US8927423Dec 14, 2012Jan 6, 2015Applied Materials, Inc.Methods for annealing a contact metal layer to form a metal silicidation layer
US9330939Mar 6, 2013May 3, 2016Applied Materials, Inc.Method of enabling seamless cobalt gap-fill
US20050062038 *Aug 12, 2004Mar 24, 2005Grawert Felix JanOptical device comprising crystalline semiconductor layer and reflective element
US20060018639 *Jul 22, 2005Jan 26, 2006Sundar RamamurthyProcessing multilayer semiconductors with multiple heat sources
US20070015360 *Jul 18, 2005Jan 18, 2007Applied Materials, Inc.Contact clean by remote plasma and repair of silicide surface
US20070148987 *Dec 12, 2006Jun 28, 2007Seung Hyun KimPassivation layer for semiconductor device and manufacturing method thereof
US20070212829 *Mar 8, 2007Sep 13, 2007Masashi TakahashiMethod of manufacturing a semiconductor device
US20080014058 *Jul 10, 2007Jan 17, 2008Hongkham Steve SScheduling method for processing equipment
US20080023732 *Jul 27, 2007Jan 31, 2008Felch Susan BUse of carbon co-implantation with millisecond anneal to produce ultra-shallow junctions
US20080026553 *Jul 31, 2006Jan 31, 2008Thai Cheng ChuaMethod for fabricating an integrated gate dielectric layer for field effect transistors
US20080051929 *Jul 10, 2007Feb 28, 2008Hongkham Steve SScheduling method for processing equipment
US20080051930 *Jul 10, 2007Feb 28, 2008Oh Hilario LScheduling method for processing equipment
US20080160787 *Feb 13, 2006Jul 3, 2008Qimonda AgMethod For Manufacturing a Thin-Layer Structure
US20090117701 *Nov 1, 2007May 7, 2009Meng-Yi WuMethod for manufacturing a mos transistor
US20100090219 *Sep 29, 2009Apr 15, 2010Oh-Jin JungMethod for fabrication of semiconductor device
US20120080758 *Oct 4, 2010Apr 5, 2012Stmicroelectronics, Inc.Method for fabricating at least three metal-oxide semiconductor transistors having different threshold voltages
CN102637581A *Apr 6, 2012Aug 15, 2012上海华力微电子有限公司Method for preventing outgassing of boron doped layer
EP1995766A2May 19, 2008Nov 26, 2008Applied Materials, Inc.Controlled annealing method
Classifications
U.S. Classification438/532, 257/E21.347, 438/533, 257/E21.197, 257/E21.324, 438/684
International ClassificationH01L21/28, H01L21/324, H01L21/268
Cooperative ClassificationH01L21/268, H01L21/28035, H01L21/324
European ClassificationH01L21/268, H01L21/28E2B2, H01L21/324
Legal Events
DateCodeEventDescription
May 28, 2004ASAssignment
Owner name: APPLIED MATERIALS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MA, YI;AHMED, KHALED Z.;CUNNINGHAM, KEVIN L.;AND OTHERS;REEL/FRAME:014677/0266;SIGNING DATES FROM 20040324 TO 20040409
Oct 17, 2006CCCertificate of correction
Dec 22, 2009FPAYFee payment
Year of fee payment: 4
Dec 30, 2013FPAYFee payment
Year of fee payment: 8