Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20050272270 A1
Publication typeApplication
Application numberUS 11/109,240
Publication dateDec 8, 2005
Filing dateApr 18, 2005
Priority dateJun 4, 2004
Also published asUS6887800
Publication number109240, 11109240, US 2005/0272270 A1, US 2005/272270 A1, US 20050272270 A1, US 20050272270A1, US 2005272270 A1, US 2005272270A1, US-A1-20050272270, US-A1-2005272270, US2005/0272270A1, US2005/272270A1, US20050272270 A1, US20050272270A1, US2005272270 A1, US2005272270A1
InventorsMatthew Metz, Suman Datta, Jack Kavalieros, Mark Doczy, Justin Brask, Uday Shah, Robert Chau
Original AssigneeMetz Matthew V, Suman Datta, Jack Kavalieros, Doczy Mark L, Brask Justin K, Uday Shah, Chau Robert S
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for making a semiconductor device with a high-k gate dielectric and metal layers that meet at a P/N junction
US 20050272270 A1
Abstract
A method for making a semiconductor device is described. That method comprises modifying a first surface, and forming a high-k gate dielectric layer on an unmodified second surface.
Images(4)
Previous page
Next page
Claims(20)
1. A method for making a semiconductor device comprising:
forming a dielectric layer on a substrate;
forming a trench within the dielectric layer, the trench having a sidewall;
exposing at least part of the sidewall to an active component to inhibit formation of a high-k dielectric layer on the surface of the sidewall; and
forming a high-k gate dielectric layer within the trench without forming a meaningful amount of a high-k dielectric layer on the surface of the sidewall.
2. The method of claim 1 wherein at least part of the sidewall is exposed to an etch chemistry.
3. The method of claim 2 wherein the etch chemistry is a dry etch chemistry.
4. The method of claim 2 wherein the etch chemistry is a wet etch chemistry.
5. The method of claim 4 wherein the wet etch chemistry comprises hydrogen.
6. The method of claim 5 wherein the wet etch chemistry comprises hydrogen fluoride.
7. A method for making a semiconductor device comprising:
forming a dielectric layer on a substrate;
forming a first trench within the dielectric layer, the first trench having a first sidewall;
exposing at least part of the first sidewall to a first active component to inhibit formation of a first high-k dielectric layer on the surface of the first sidewall;
forming a first high-k gate dielectric layer within the first trench without forming a meaningful amount of the first high-k dielectric layer on the surface of the first sidewall;
forming a first metal layer on the first high-k gate dielectric layer;
forming a second trench within the dielectric layer, the second trench having a second sidewall;
exposing at least part of the second sidewall to a second active component to inhibit formation of a second high-k dielectric layer on the surface of the second sidewall;
forming a second high-k gate dielectric layer within the second trench without forming a meaningful amount of the second high-k dielectric layer on the surface of the second sidewall; and
forming a second metal layer on the second high-k gate dielectric layer.
8. The method of claim 7 wherein the first high-k gate dielectric layer and the second high-k gate dielectric layer each comprise a material that is selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
9. The method of claim 7 wherein the first metal layer comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide, and the second metal layer comprises a material that is selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and a conductive metal oxide.
10. The method of claim 7 wherein at least part of the first sidewall is exposed to an etch chemistry and at least part of the second sidewall is exposed to an etch chemistry.
11. The method of claim 10 wherein the etch chemistry is a dry etch chemistry.
12. The method of claim 10 wherein the etch chemistry is a wet etch chemistry.
13. The method of claim 12 wherein the wet etch chemistry comprises hydrogen.
14. The method of claim 13 wherein the wet etch chemistry comprises hydrogen fluoride.
15. The method of claim 7 further comprising:
removing a first polysilicon containing layer to form the first trench;
removing a first part of a dummy dielectric layer after exposing at least part of the first sidewall to the first active component, and before forming the first high-k gate dielectric layer within the first trench;
removing a second polysilicon containing layer to form the second trench; and
removing a second part of the dummy dielectric layer after exposing at least part of the second sidewall to the second active component, and before forming the second high-k gate dielectric layer within the second trench.
16. A method for making a semiconductor device comprising:
forming on a substrate a dummy dielectric layer that is covered by a first polysilicon containing layer and a second polysilicon containing layer;
removing the first polysilicon containing layer to form a first trench, the first trench having a first sidewall;
exposing at least part of the first sidewall to a first active component to inhibit formation of a first high-k dielectric layer on the surface of the first sidewall;
removing a first part of the dummy dielectric layer;
forming a first high-k gate dielectric layer within the first trench without forming a meaningful amount of the first high-k dielectric layer on the surface of the first sidewall;
forming a first metal layer on the first high-k gate dielectric layer;
removing the second polysilicon containing layer to form a second trench, the second trench having a second sidewall;
exposing at least part of the second sidewall to a second active component to inhibit formation of a second high-k dielectric layer on the surface of the second sidewall;
removing a second part of the dummy dielectric layer;
forming a second high-k gate dielectric layer within the second trench without forming a meaningful amount of the second high-k dielectric layer on the surface of the second sidewall; and
forming a second metal layer on the second high-k gate dielectric layer.
17. The method of claim 16 wherein the first high-k gate dielectric layer and the second high-k gate dielectric layer each comprise a material that is selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
18. The method of claim 16 wherein the first metal layer comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide, and the second metal layer comprises a material that is selected from the group consisting of ruthenium, palladium, platinum, cobalt, nickel, and a conductive metal oxide.
19. The method of claim 16 wherein at least part of the first sidewall is exposed to a dry etch chemistry and at least part of the second sidewall is exposed to a dry etch chemistry.
20. The method of claim 16 wherein at least part of the first sidewall is exposed to a wet etch chemistry and at least part of the second sidewall is exposed to a wet etch chemistry.
Description

This is a Continuation Application of Ser. No. 10/862,169 filed Jun. 4, 2004, which is presently pending.

FIELD OF THE INVENTION

The present invention relates to methods for making semiconductor devices, in particular, semiconductor devices with high-k gate dielectric layers and metal gate electrodes.

BACKGROUND OF THE INVENTION

MOS field-effect transistors with very thin gate dielectrics made from silicon dioxide may experience unacceptable gate leakage currents. Forming the gate dielectric from certain high-k dielectric materials, instead of silicon dioxide, can reduce gate leakage. Because, however, such a dielectric may not be compatible with polysilicon, it may be desirable to use metal gate electrodes in devices that include high-k gate dielectrics.

When making a CMOS device that includes metal gate electrodes, a replacement gate process may be used to form gate electrodes from different metals. In that process, a first polysilicon layer, bracketed by a pair of spacers, is removed to create a trench between the spacers. The trench is filled with a first metal. A second polysilicon layer is then removed, and replaced with a second metal that differs from the first metal.

In certain devices, e.g., SRAMs, n-type and p-type metal layers contact each other at a P/N junction. For such devices to function properly, current must flow across that junction. When, however, a replacement gate process is used to form such a device, the dielectric layers upon which the metal layers are deposited may impede current flow between those metal layers. Such a process may impede current flow if those dielectric layers form on the sidewalls of the trenches, which receive the metal layers, in addition to forming on the trench floors. When forming on the trench sidewalls, the dielectric layers may act as an insulator that hinders current flow from one metal layer, which is positioned on one side of the dielectric layers, to another metal layer, which is positioned on the other side of the dielectric layers.

Accordingly, there is a need for a replacement gate process that enables current flow between metal layers that are formed on a high-k gate dielectric layer and that meet at a P/N junction. The method of the present invention provides such a process.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 a-1 k represent cross-sections of structures that may be formed when making a semiconductor device using an embodiment of the method of the present invention.

Features shown in these figures are not intended to be drawn to scale.

DETAILED DESCRIPTION OF THE PRESENT INVENTION

A method for making a semiconductor device is described. That method comprises modifying a first surface, and forming a high-k gate dielectric layer on an unmodified second surface. In the following description, a number of details are set forth to provide a thorough understanding of the present invention. It will be apparent to those skilled in the art, however, that the invention may be practiced in many ways other than those expressly described here. The invention is thus not limited by the specific details disclosed below.

FIGS. 1 a-1 k illustrate structures that may be formed when making a semiconductor device using an embodiment of the method of the present invention. In this embodiment, the first surface, which is modified, is a substantially vertical sidewall of a trench. The unmodified second surface, upon which the high-k gate dielectric layer is formed, is a substantially horizontal floor of the trench.

In this embodiment, FIG. 1 a represents an intermediate structure that may be created when making a device that will include a P/N junction where first and second metal layers meet. In this embodiment, that structure includes dummy dielectric layer 101, which is formed on substrate 100, and first and second polysilicon layers 102 and 103, which are formed on dummy dielectric layer 101. Dielectric layer 104 borders polysilicon layers 102 and 103.

Substrate 100 may comprise a bulk silicon or silicon-on-insulator substructure. Alternatively, substrate 100 may comprise other materials—which may or may not be combined with silicon—such as: germanium, indium antimonide, lead telluride, indium arsenide, indium phosphide, gallium arsenide, or gallium antimonide. Although a few examples of materials from which substrate 100 may be formed are described here, any material that may serve as a foundation upon which a semiconductor device may be built falls within the spirit and scope of the present invention.

Dummy dielectric layer 101 may comprise silicon dioxide, or another material that may insulate substrate 100 from other substances. First and second polysilicon layers 102 and 103 preferably are between about 100 and about 2,000 angstroms thick, and more preferably are between about 500 and about 1,600 angstroms thick. Both of those layers may be undoped or doped with similar substances. Alternatively, one layer may be doped, while the other is not doped, or one layer may be doped n-type (e.g., with arsenic, phosphorus or another n-type material), while the other is doped p-type (e.g., with boron or another p-type material). Dielectric layer 104 preferably comprises silicon nitride.

Conventional process steps, materials, and equipment may be used to generate the FIG. 1 a structure, as will be apparent to those skilled in the art. Although in this embodiment dummy dielectric layer 101 and polysilicon layers 102 and 103 are formed on substrate 100, other materials may be used in their place—as long as they may be selectively removed to generate structures like those described below.

After forming the FIG. 1 a structure, first polysilicon layer 102 is removed to generate trench 105, as FIG. 1 b illustrates. Trench 105 includes sidewalls 130 and 131. In a preferred embodiment, a wet etch process that is selective for layer 102 over second polysilicon layer 103 is applied to remove layer 102 without removing significant portions of layer 103. If first polysilicon layer 102 is doped n-type, and second polysilicon layer 103 is doped p-type (e.g., with boron), such a wet etch process may comprise exposing first polysilicon layer 102 to an aqueous solution that comprises a source of hydroxide for a sufficient time at a sufficient temperature to remove substantially all of layer 102. That source of hydroxide may comprise between about 2 and about 30 percent ammonium hydroxide or a tetraalkyl ammonium hydroxide, e.g., tetramethyl ammonium hydroxide (“TMAH”), by volume in deionized water.

First polysilicon layer 102 may be selectively removed by exposing it to a solution, which is maintained at a temperature between about 15° C. and about 90° C. (and preferably below about 40° C.), that comprises between about 2 and about 30 percent ammonium hydroxide by volume in deionized water. During that exposure step, which preferably lasts at least one minute, it may be desirable to apply sonic energy at a frequency of between about 10 KHz and about 2,000 KHz, while dissipating at between about 1 and about 10 watts/cm2.

In a particularly preferred embodiment, a polysilicon layer with a thickness of about 1,350 angstroms may be selectively removed by exposing it at about 25° C. for about 30 minutes to a solution that comprises about 15 percent ammonium hydroxide by volume in deionized water, while applying sonic energy at about 1,000 KHz—dissipating at about 5 watts/cm2. Such an etch process should remove substantially all of an n-type polysilicon layer without removing a meaningful amount of a p-type polysilicon layer.

As an alternative, first polysilicon layer 102 may be selectively removed by exposing it for at least one minute to a solution, which is maintained at a temperature between about 60° C. and about 90° C., that comprises between about 20 and about 30 percent TMAH by volume in deionized water, while applying sonic energy. Removing a polysilicon layer with a thickness of about 1,350 angstroms by exposing it at about 80° C. for about 2 minutes to a solution that comprises about 25 percent TMAH by volume in deionized water (while applying sonic energy at about 1,000 KHz, dissipating at about 5 watts/cm2) may remove substantially all of that layer without removing a significant amount of layer 103. Dummy dielectric layer 101 should be sufficiently thick to prevent the etchant that is applied to remove first polysilicon layer 102 from reaching the underlying substrate.

After removing first polysilicon layer 102, at least part of sidewalls 130 and 131 of trench 105 are modified to inhibit formation of a high-k dielectric layer on their surfaces—as FIG. 1 c illustrates. In a preferred embodiment, sidewalls 130 and 131 are modified by exposing them to fluorine and/or hydrogen. A deposition process that employs a dry etch chemistry may be applied to deliver fluorine to the sidewalls. Such a dry etch chemistry may comprise SF6 or a conventionally used fluorocarbon. A deposition process that employs a wet etch chemistry may be applied to deliver hydrogen to the sidewalls. Such a wet etch chemistry may comprise hydrogen fluoride.

Whether a dry etch or wet etch chemistry is used to modify sidewalls 130 and 131, a sufficient amount of the active component should be used to ensure that a meaningfully thick high-k dielectric layer will not grow on those sidewalls. In a preferred embodiment, sidewalls 130 and 131 are exposed to a plasma that is derived from a fluorine based compound until substantial portions of those sidewalls become fluorine terminated. Such fluorine terminated surfaces may prevent, or at least significantly reduce, high-k dielectric growth on the sidewalls.

After modifying substantially vertical sidewalls 130 and 131, as described above, the exposed part of dummy dielectric layer 101 is removed to generate trench 106, as shown in FIG. 1 d. Trench 106 includes substantially horizontal floor 107 in addition to substantially vertical sidewalls 130 and 131. If dummy dielectric layer 101 comprises silicon dioxide, it may be removed using an etch process that is selective for silicon dioxide. Such an etch process may comprise exposing layer 101 to a solution that includes about 1 percent HF in deionized water for a sufficient time to remove substantially all of the exposed part of dummy dielectric layer 101.

After removing the exposed part of dummy dielectric layer 101, first high-k gate dielectric layer 108 is formed on substrate 100 within trench 106, generating the FIG. 1 e structure. Some of the materials that may be used to make first high-k gate dielectric layer 108 include: hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate. Particularly preferred are hafnium oxide, zirconium oxide, and aluminum oxide. Although a few examples of materials that may be used to form first high-k gate dielectric layer 108 are described here, that layer may be made from other materials.

In this embodiment, first high-k gate dielectric layer 108 may be formed within trench 106 using a conventional atomic layer chemical vapor deposition (“ALCVD”) process. In such a process, a metal oxide precursor (e.g., a metal chloride) and steam may be fed at selected flow rates into an ALCVD reactor, which is then operated at a selected temperature and pressure to generate an atomically smooth interface between substrate 100 and first high-k gate dielectric layer 108. The ALCVD reactor should be operated long enough to form a layer with the desired thickness. In most applications, first high-k gate dielectric layer 108 should be less than about 60 angstroms thick, and more preferably between about 5 angstroms and about 40 angstroms thick.

Because sidewalls 130 and 131 have been modified previously (e.g., by exposing them to fluorine and/or hydrogen), a meaningful amount of a high-k dielectric layer will not grow on those sidewalls when first high-k gate dielectric layer 108 is formed on floor 107 of trench 106—even if an ALCVD process is used to form layer 108. In the illustrated embodiment, first metal layer 109 is formed directly on layer 108 to fill trench 106. First metal layer 109 may comprise an n-type metal. Materials that may be used to form n-type metal layer 109 include: hafnium, zirconium, titanium, tantalum, aluminum, and their alloys, e.g., metal carbides that include these elements, i.e., hafnium carbide, zirconium carbide, titanium carbide, tantalum carbide, and aluminum carbide.

N-type metal layer 109 may be formed on first high-k gate dielectric layer 108 using well known physical vapor deposition (“PVD”) or chemical vapor deposition (“CVD”) processes, e.g., conventional sputter or atomic layer CVD processes. Although an n-type metal layer may be initially deposited over the entire device, FIG. 1 f illustrates the structure that results after n-type metal layer 109 has been removed except where it fills trench 106. Layer 109 may be removed from other portions of the device using an appropriate chemical mechanical polishing (“CMP”) operation.

N-type metal layer 109 preferably has a workfunction that is between about 3.9 eV and about 4.2 eV, preferably is between about 100 angstroms and about 2,000 angstroms thick, and more preferably is between about 500 angstroms and about 1,600 angstroms thick. Although FIG. 1 f represents a structure in which n-type metal layer 109 completely fills trench 106, in alternative embodiments, n-type metal layer 109 may fill only part of trench 106, with the remainder of the trench being filled with a material that may be easily polished, e.g., tungsten, aluminum, titanium, or titanium nitride. In such an alternative embodiment, n-type metal layer 109 preferably is between about 25 and about 300 angstroms thick.

In the illustrated embodiment, after forming n-type metal layer 109 within trench 106, second polysilicon layer 103 is removed to generate trench 110, as FIG. 19 illustrates. If first polysilicon layer 102 is n-type, then second polysilicon layer 103 preferably is p-type. In a preferred embodiment, p-type layer 103 is exposed to a solution that comprises between about 20 and about 30 percent TMAH by volume in deionized water for a sufficient time at a sufficient temperature (e.g., between about 60° C. and about 90° C.), while applying sonic energy, to remove all of layer 103 without removing significant portions of n-type metal layer 109.

After removing second polysilicon layer 103, at least part of sidewalls 112 and 114 of trench 110 are modified to inhibit formation of a high-k dielectric layer on their surfaces—as shown in FIG. 1 h. Sidewalls 112 and 114 may be modified using processes and materials like those that may be used to modify sidewalls 130 and 131, as described above. After modifying substantially vertical sidewalls 112 and 114, the exposed part of dummy dielectric layer 101 is removed to generate trench 126, as shown in FIG. 1 i. The same process that was used to remove part of dummy dielectric layer 101, after modifying sidewalls 130 and 131, may be used.

Second high-k gate dielectric layer 113 is then formed within trench 126 to generate the FIG. 1 j structure. Because sidewalls 112 and 114 have been modified previously, a meaningful amount of a high-k dielectric layer will not form on sidewalls 112 and 114—even if a conventional ALCVD process is used to form second high-k gate dielectric layer 113. In this embodiment, after replacing layer 101 with layer 113, second metal layer 115 is formed directly on layer 113 to fill trench 126 and to generate the FIG. 1 k structure. Second metal layer 115 may comprise a p-type metal. Materials that may be used to form p-type metal layer 115 include: ruthenium, palladium, platinum, cobalt, nickel, and conductive metal oxides, e.g., ruthenium oxide.

P-type metal layer 115 may be formed on second high-k gate dielectric layer 113 using well known PVD or CVD processes. As shown in FIG. 1 k, p-type metal layer 115 has been removed, e.g., by applying an appropriate CMP operation, except where it fills trench 126. P-type metal layer 115 may have a workfunction that is between about 4.9 eV and about 5.2 eV, and may be between about 100 angstroms and about 2,000 angstroms thick. Like n-type metal layer 109, in this embodiment p-type metal layer 115 preferably is between about 500 angstroms and about 1,600 angstroms thick.

Although FIG. 1 k represents a structure in which p-type metal layer 115 completely fills trench 126, in alternative embodiments, p-type metal layer 115 may fill only part of that trench. As with n-type metal layer 109, the remainder of trench 126 may be filled with a material that may be easily polished, e.g., tungsten, aluminum, titanium, or titanium nitride. In such an alternative embodiment, p-type metal layer 115 preferably is between about 25 and about 300 angstroms thick. Although this embodiment illustrates forming an n-type metal layer prior to forming a p-type metal layer, alternative embodiments may form a p-type metal layer prior to forming an n-type metal layer.

Because sidewalls 112, 114, 130, and 131 were modified to inhibit meaningful growth of a high-k dielectric layer on their surfaces, process steps for forming first and second high-k gate dielectric layers 108 and 113 will not create a dielectric barrier that may impede current flow between first metal layer 109 and second metal layer 115. The method of the present invention thus ensures adequate current flow—across a P/N junction where first metal layer 109 and second metal layer 115 meet—even when a conventional ALCVD process is used to form first and second high-k gate dielectric layers 108 and 113.

The method described above may enable a replacement gate process to be used to form a device (e.g., an SRAM) that requires n-type and p-type metal layers to contact each other at a P/N junction. Although the embodiments described above provide examples of processes for forming such a device, the present invention is not limited to these particular embodiments.

The method of the present invention may be applied in other contexts. For example, this method may be applied to replacement gate processes for making other types of devices, e.g., CMOS devices in which n-type and p-type metal gate electrodes are separated by a dielectric layer. Alternatively, this method may be applied to other types of processes for forming metal gate electrodes on high-k gate dielectric layers—e.g., subtractive processes in which a metal layer is deposited on a high-k dielectric layer, followed by etching those layers to define a metal gate electrode and a high-k gate dielectric layer. In this respect, the present invention contemplates any process that makes a semiconductor device by modifying a first surface, and forming a high-k gate dielectric layer on an unmodified second surface.

Although the foregoing description has specified certain steps and materials that may be used in the present invention, those skilled in the art will appreciate that many modifications and substitutions may be made. Accordingly, it is intended that all such modifications, alterations, substitutions and additions be considered to fall within the spirit and scope of the invention as defined by the appended claims.

Classifications
U.S. Classification438/778, 257/E27.098, 257/E21.639, 257/E21.637, 257/E21.661, 257/E21.241, 257/E21.444
International ClassificationH01L21/8244, H01L21/3105, H01L21/8238, H01L21/336, H01L27/11, H01L21/28, H01L29/51
Cooperative ClassificationH01L21/3105, H01L21/823842, H01L29/512, H01L21/28194, H01L21/823857, H01L29/517, H01L27/11, H01L29/66545
European ClassificationH01L29/66M6T6F8, H01L21/8238G4, H01L21/3105, H01L21/8238J, H01L21/28E2C2D, H01L29/51B1, H01L27/11, H01L29/51M
Legal Events
DateCodeEventDescription
Apr 18, 2005ASAssignment
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:METZ, MATTHEW V.;DATTA, SUMAN;KAVALIEROS, JACK;AND OTHERS;REEL/FRAME:016490/0280;SIGNING DATES FROM 20050406 TO 20050407