Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20060049464 A1
Publication typeApplication
Application numberUS 10/934,915
Publication dateMar 9, 2006
Filing dateSep 3, 2004
Priority dateSep 3, 2004
Also published asUS8421195, US9190502, US20070158790, US20130221488, US20150035004, US20160172447
Publication number10934915, 934915, US 2006/0049464 A1, US 2006/049464 A1, US 20060049464 A1, US 20060049464A1, US 2006049464 A1, US 2006049464A1, US-A1-20060049464, US-A1-2006049464, US2006/0049464A1, US2006/049464A1, US20060049464 A1, US20060049464A1, US2006049464 A1, US2006049464A1
InventorsG.R. Mohan Rao
Original AssigneeRao G R Mohan
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor devices with graded dopant regions
US 20060049464 A1
Abstract
Most semiconductor devices manufactured today, have uniform dopant concentration, either in the lateral or vertical device active (and isolation) regions. By grading the dopant concentration, the performance in various semiconductor devices can be significantly improved. Performance improvements can be obtained in application specific areas like increase in frequency of operation for digital logic, various power MOSFET and IGBT ICS, improvement in refresh time for DRAM's, decrease in programming time for nonvolatile memory, better visual quality including pixel resolution and color sensitivity for imaging ICs, better sensitivity for varactors in tunable filters, higher drive capabilities for JFET's, and a host of other applications.
Images(11)
Previous page
Next page
Claims(9)
1. A semiconductor device with graded dopant concentration in the active region, to aid carrier movement from emitter to collector.
2. A semiconductor device with graded dopant concentration in the active region, to aid carrier movement from source to drain.
3. A semiconductor device with graded dopant concentration in the well regions, to aid carrier movement away from the active surface regions, towards the substrate.
4. A semiconductor device with graded dopant concentration in the substrate region to aid carrier movement away from the active surface regions, deeper towards the substrate.
5. A semiconductor device with at least one graded dopant concentration of donor or acceptor, to aid or impede carrier movement in selected regions in the monolithic die.
6. A semiconductor device with at least one each of dopant concentration of both donor and acceptor, to optimize the operating performance of the device.
7. A semiconductor device with at least one graded dopant concentration fabricated with ion implantation, to provide an aiding or retarding electric field locally in a monolithic integrated circuit.
8. A semiconductor device with at least one graded dopant concentration in an epitaxial layer.
9. A semiconductor device where one layer of dopant from one wafer, is transferred to another wafer having either same polarity or different polarity dopant through wafer bonding or similar processes.
Description
    CROSS-REFERENCE TO RELATED APPLICATION
  • [0001]
    This application is not related to any pending application.
  • FIELD OF INVENTION
  • [0002]
    This present invention relates to all semiconductor devices and systems. Particularly it applies to diffused diodes, avalanche diodes, Schottky devices, power MOS transistors, JFET's, RF bipolar transistors, IGBTs (Insulated Gate Bipolar Transistors), varactors, digital VLSI, mixed signal circuits and sensor devices including camera ICs employing CCD (Charge Coupled Device) as well as CMOS technologies.
  • BACKGROUND OF INVENTION
  • [0003]
    Bipolar Junction transistors (BJT) are minority carrier devices as the principle device conduction mechanism. However, majority carriers also a small yet finite role in modulating the conductivity in BJTs. Consequently, both carriers (electrons and holes) play a role in the switching performance of BJTs. The maximum frequency of operation in BJTs is limited by the base transit time as well as the quick recombination of the majority carriers when the device is switched off (prior to beginning the next cycle). The dominant carrier mechanism in BJTs is carrier diffusion. Carrier drift current component is fairly small, especially in uniformly doped base BJTs. Efforts have been made in graded base transistors to create an ‘aiding drift field’, to enhance the diffusing minority carrier's speed from emitter to collector. However, most semiconductor devices, including various power MOSFETs (traditional, DMOS, lateral, vertical and a host of other configurations), IGBT's (Insulated Gated Base Transistors), still use a uniformly doped ‘drift epitaxial’ region in the base. FIG. 1 shows the relative doping concentration versus distance in a BJT. FIG. 2 shows the ‘uniformly doped epi region’ in a IGBT. In contrast to BJTs, MOS devices are majority carrier devices for conduction. The conduction is channel dominated. The channel can be a surface in one plane in planar devices. The surface can also be on the sidewalls in a vertical device. Other device architectures to combine planar and vertical conductions are also possible. The maximum frequency of operation is dictated primarily by source-drain separation distance. Most MOS devices use a uniformly doped substrate (or a well region). When a MOSFET is optimillay integrated with a BJT in a monolithic fashion, an IGBT results. The IGBT inherits the advantages of both MOSFET and BJT. It also brings new challenges because the required characteristics (electron transit and hole recombination as fast as possible in the case of an n-channel IGBT) require different dopant gradients either in the same layer at different positions, or at the interfaces of similar or dissimilar layers.
  • [0004]
    ‘Retrograde’ wells have been attempted, with little success, to help improve soft error immunity in SRAM's and visual quality in imaging circuits. FIG. 3(a) shows a typical CMOS VLSI device employing a twin well substrate, on which active devices are subsequently fabricated. FIGS. 3(b), 3(c), and 3(d) illustrate device cross sections, as practiced today. ‘Retrograde’ and ‘halo’ wells have also been attempted to improve refresh time in DRAM's (dynamic random access memories), as well as, reducing dark current (background noise) and enhance RGB (Red, Green, Blue) color resolution in digital camera Ics. Most of these techniques either divert the minority carriers away form the active regions of critical charge storage nodes at the surface, or, increase minority carrier density locally as the particular application requires.
  • BRIEF DESCRIPTION OF DRAWINGS
  • [0005]
    For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
  • [0006]
    FIG. 1 illustrates the relative doping profiles of emitter, base, and collector, for the two most popular bipolar junction transistors: namely, A—uniform base, and B—graded base;
  • [0007]
    FIG. 2 illustrates the cross section of a commercial IGBT with a uniform epitaxial drift region (base);
  • [0008]
    FIGS. 3(a), 3(b), 3(c), 3(d) illustrate cross sections commonly used CMOS silicon substrate with two wells (one n-well in which p-channel transistors are subsequently fabricated, and, one p-well in which n-channel transistors are subsequently fabricated)—typical IC, EEPROM using tunnel insulator, DRAM and NAND flash;
  • [0009]
    FIG. 4 illustrates the cross section of a IGBT, using one embodiment of the invention described here, where the dopant is optimally graded in the eptaxial drift region; and
  • [0010]
    FIGS. 5(a), 5(b), 5(c) illustrate the cross sections of a MOS silicon substrate with two wells, and, an underlying layer using embodiments of the invention to improve performance in each application—VLSI logic, DRAM/image IC, nonvolatile memory IC.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0011]
    The relative doping concentrations of emitter and collector regions varies from 1018 to 1020/cm3, where as the base region is 1014 to 1016/cm3 depending on the desired characteristics of the BJT. In graded base p-n-p transistors, the donor dopant concentration may be 10 to 100 at the emitter-base junction, relative to the base-collector junction (1). The gradient can be linear, quasi linear, exponential or complimentary error function. The relative slope of the donor concentration throughout the base, creates a suitable aiding drift electric field, to help the holes (p-n-p transistor) transverse from emitter to collector. Since the aiding drift field helps hole conduction, the current gain at a given frequency is enhanced, relative to a uniformly-doped-(base) BJT. The improvement in cut-off frequency (or, frequency at unity gain, fT) can be as large as 2-5. Similar performance improvements are also applicable to n-p-n transistors.
  • [0012]
    As illustrated in FIG. 4, in one embodiment according to the invention, a donor gradient is established from the emitter-drift epitaxial base region junction of the punch-through IGBT, to the drift epitaxial base region—nt buffer layer boundary (electrons in this case are accelerated in their transit from emitter to collector). The ‘average’ base resistance is optimized, so that conductivity modulation and lifetime (for minority carriers) in base region are not compromised. By sweeping the carriers towards the nt buffer region two advantages are obtained—the frequency of operation (combination of ton and toff as is known in the IGBT commercial nomenclature) can be enhanced. More importantly, during toff, holes can be recombined much quicker at the nt buffer layer, compared to a uniformly doped n epitaxial drift region by establishing a different dopant gradient near the n+ buffer layer. It should be noted that the drift region can also be a non-epitaxial silicon substrate. Epitaxy enhances lifetime, but, epitaxy is not mandatory. Different layers of dopan regions can be transferred through wafer to wafer bonding (or other similar transfer mechanisms) for eventual device fabrication. The “reverse recovery time” for an IGBT is significantly improved due to the optimized graded dopant in the so called “drift region” as well as at the interfaces of the drift region. Graded dopants can also be implemented in the n+ buffer layer as well as other regions adjacent to the respective layers. Two important performance enhancements are the result of dopant gradients. For example, in an n-channel IGBT, electrons can be swept from source to drain rapidly, while at the same time holes can be recombined closer to the n+ buffer layer. This can improve t(on) and t(off) in the same device.
  • [0013]
    As illustrated in FIGS. 5(a), 5(b), 5(c), donor gradient is also of benefit to very large scale integrated circuits (VLSI)—VLSI logic, DRAM, nonvolatile memory like NAND flash. Spurious minority carriers can be generated by clock switching in digital VLSI logic and memory IC'S. These unwanted carriers can discharge dynamically-held ‘actively held high’ nodes. Statically held nodes (with Vcc) can not be affected, in most cases. Degradation of refresh time in DRAM's is one of the results, because the capacitor holds charge dynamically. Similarly, degradation of CMOS digital images, in digital imaging IC's is another result of the havoc caused by minority carriers. Pixel and color resolution can be significantly enhanced in imaging IC's with the embodiments described here. Creating ‘Sub Terrain’ recombination centers underneath the wells (gold doping, platinum doping) as is done in some high-voltage diodes is not practical for VLSI circuits. Hence, a novel technique has been described here by creating a drift field to sweep these unwanted minority carriers into the substrate as quickly as possible, from the active circuitry at the surface. In a preferred embodiment, the subterrain n-layer has a graded donor concentration to sweep the minority carriers deep into the substrate. One or more of such layers can also be implemented through wafer to wafer bonding or similar “transfer” mechanisms. This n-layer can be a deeply-implanted layer. It can also be an epitaxial layer. The n-well and p-well also can be graded or retrograded in dopants, as desired, to sweep those carriers away from the surface as well. The graded dopant can also be implemented in surface channel MOS devices to accelerate majority carriers towards the drain. In nonvolatile memory devices, to decrease programming time, carriers should be accelerated towards the surface when programming of memory cells is executed. The graded dopant can also be used to fabricate superior Junction field-effect transistors where the “channel pinchoff” is controlled by a graded channel instead of a uniformly doped channel (as practiced in prior art).
  • [0014]
    One of ordinary skill and familiarity in the art will recognize that the concepts taught herein can be customized and tailored to a particular application in many advantageous ways. For instance, minority carriers can be channeled to the surface, to aid programming in nonvolatile memory devices (NOR, NAND, multivalued-cell). Moreover, single well, as well triple-well CMOS fabrication techniques can also be optimized to incorporate these embodiments, individually and collectively. Any modifications of such embodiments (described here) fall within the spirit and scope of the invention. Hence, they fall within the scope of the claims described below
  • [0015]
    Although the invention has been described with reference to specific embodiments, these descriptions are not meant to be construed in a limiting sense. Various modifications of the disclosed embodiments, as well as alternative embodiments of the invention will become apparent to persons skilled in the art upon reference to the description of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
  • [0016]
    It is therefore, contemplated that the claims will cover any such modifications or embodiments that fall within the true scope of the invention.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4001864 *Jan 30, 1976Jan 4, 1977Gibbons James FSemiconductor p-n junction solar cell and method of manufacture
US4347654 *Jun 18, 1980Sep 7, 1982National Semiconductor CorporationMethod of fabricating a high-frequency bipolar transistor structure utilizing permeation-etching
US4866000 *Sep 16, 1988Sep 12, 1989Oki Electric Industry Co., Ltd.Fabrication method for semiconductor integrated circuits
US5130262 *May 17, 1991Jul 14, 1992Masquelier Michael PInternal current limit and overvoltage protection method
US5213988 *Feb 7, 1991May 25, 1993Kabushiki Kaisha ToshibaMethod of manufacturing bipolar transistor with self-aligned base regions
US5329144 *Apr 23, 1993Jul 12, 1994At&T Bell LaboratoriesHeterojunction bipolar transistor with a specific graded base structure
US5480816 *Jul 12, 1994Jan 2, 1996Mitsubishi Denki Kabushiki KaishaMethod of fabricating a bipolar transistor having a link base
US5496746 *Jan 25, 1995Mar 5, 1996Microsystems Engineering, Inc.Method for fabricating a bipolar junction transistor exhibiting improved beta and punch-through characteristics
US5569612 *Jun 7, 1995Oct 29, 1996Consorzio Per La Ricerca Sulla Microelettronica Nel MezzogiornoProcess for manufacturing a bipolar power transistor having a high breakdown voltage
US5575862 *Nov 30, 1994Nov 19, 1996Canon Kabushiki KaishaPolycrystalline silicon photoelectric conversion device and process for its production
US5797999 *Sep 6, 1996Aug 25, 1998Sharp Kabushiki KaishaSolar cell and method for fabricating the same
US6211028 *Feb 5, 1999Apr 3, 2001Taiwan Semiconductor Manufacturing CompanyTwin current bipolar device with hi-lo base profile
US6452086 *Sep 28, 1999Sep 17, 2002Astrium GmbhSolar cell comprising a bypass diode
US6472715 *Sep 28, 2000Oct 29, 2002Lsi Logic CorporationReduced soft error rate (SER) construction for integrated circuit structures
US6670544 *Dec 6, 2001Dec 30, 2003Daimlerchrysler AgSilicon-germanium solar cell having a high power efficiency
US6683343 *Feb 28, 2002Jan 27, 2004Kabushiki Kaisha ToshibaHigh voltage semiconductor device having two buffer layer
US6696314 *Apr 2, 2003Feb 24, 2004Micron Technology, Inc.CMOS imager and method of formation
US6706550 *Oct 16, 2002Mar 16, 2004Hyundai Electronics Industries Co, Ltd.Photodiode having a plurality of PN injections and image sensor having the same
US6713813 *Jan 30, 2001Mar 30, 2004Fairchild Semiconductor CorporationField effect transistor having a lateral depletion structure
US6737722 *Oct 26, 2001May 18, 2004Sanken Electric Co., Ltd.Lateral transistor having graded base region, semiconductor integrated circuit and fabrication method thereof
US6744117 *Feb 28, 2002Jun 1, 2004Motorola, Inc.High frequency semiconductor device and method of manufacture
US6747883 *Jan 30, 2003Jun 8, 2004Sony CorporationSwitching power supply circuit
US6753202 *May 28, 2003Jun 22, 2004Texas Instruments IncorporatedCMOS photodiode having reduced dark current and improved light sensitivity and responsivity
US6754093 *Jun 6, 2002Jun 22, 2004Integrated Device Technology, Inc.CAM circuit with radiation resistance
US6756616 *Aug 30, 2001Jun 29, 2004Micron Technology, Inc.CMOS imager and method of formation
US20020074585 *Feb 22, 2002Jun 20, 2002Advanced Power Technology, Inc., Delaware CorporationSelf-aligned power MOSFET with enhanced base region
US20040063288 *Sep 17, 2003Apr 1, 2004Danny KenneySystem and method for reducing soft error rate utilizing customized epitaxial layers
USRE37441 *Oct 8, 1997Nov 13, 2001Semiconductor Energy Laboratory Co., Ltd.Photoelectric conversion device
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7755130May 10, 2007Jul 13, 2010Qimonda AgMinority carrier sink for a memory cell array comprising nonvolatile semiconductor memory cells
US7928352 *Sep 25, 2007Apr 19, 2011Sony CorporationSolid-state image capturing device, image capturing device, and manufacturing method of solid-state image capturing device
US8035067 *May 4, 2009Oct 11, 2011Sony CorporationSolid-state image capturing device, image capturing device, and manufacturing method of solid-state image capturing device
US8273617Feb 18, 2010Sep 25, 2012Suvolta, Inc.Electronic devices and systems, and methods for making and using the same
US8274128 *Sep 25, 2012Siliconix Technology C. V. IrSemiconductor device with buffer layer
US8377783Feb 19, 2013Suvolta, Inc.Method for reducing punch-through in a transistor device
US8400219Mar 24, 2011Mar 19, 2013Suvolta, Inc.Analog circuits having improved transistors, and methods therefor
US8404551Dec 3, 2010Mar 26, 2013Suvolta, Inc.Source/drain extension control for advanced transistors
US8421162Apr 16, 2013Suvolta, Inc.Advanced transistors with punch through suppression
US8461875Feb 18, 2011Jun 11, 2013Suvolta, Inc.Digital circuits having improved transistors, and methods therefor
US8525271Mar 3, 2011Sep 3, 2013Suvolta, Inc.Semiconductor structure with improved channel stack and method for fabrication thereof
US8530286Dec 17, 2010Sep 10, 2013Suvolta, Inc.Low power semiconductor transistor structure and method of fabrication thereof
US8530938 *Dec 10, 2009Sep 10, 2013International Rectifier CorporationMonolithic integrated composite group III-V and group IV semiconductor device and method for fabricating same
US8541824Jul 19, 2012Sep 24, 2013Suvolta, Inc.Electronic devices and systems, and methods for making and using the same
US8563384Feb 19, 2013Oct 22, 2013Suvolta, Inc.Source/drain extension control for advanced transistors
US8569128Dec 3, 2010Oct 29, 2013Suvolta, Inc.Semiconductor structure and method of fabrication thereof with mixed metal types
US8569156May 16, 2012Oct 29, 2013Suvolta, Inc.Reducing or eliminating pre-amorphization in transistor manufacture
US8599623Dec 23, 2011Dec 3, 2013Suvolta, Inc.Circuits and methods for measuring circuit elements in an integrated circuit device
US8604527Sep 14, 2012Dec 10, 2013Suvolta, Inc.Electronic devices and systems, and methods for making and using the same
US8604530Sep 14, 2012Dec 10, 2013Suvolta, Inc.Electronic devices and systems, and methods for making and using the same
US8614128Aug 22, 2012Dec 24, 2013Suvolta, Inc.CMOS structures and processes based on selective thinning
US8629016Apr 30, 2012Jan 14, 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8637955Aug 31, 2012Jan 28, 2014Suvolta, Inc.Semiconductor structure with reduced junction leakage and method of fabrication thereof
US8645878Aug 22, 2012Feb 4, 2014Suvolta, Inc.Porting a circuit design from a first semiconductor process to a second semiconductor process
US8653604Sep 21, 2012Feb 18, 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8685849 *Sep 25, 2012Apr 1, 2014Siliconix Technology C. V. IrSemiconductor device with buffer layer
US8686511Sep 18, 2013Apr 1, 2014Suvolta, Inc.Source/drain extension control for advanced transistors
US8713511Sep 17, 2012Apr 29, 2014Suvolta, Inc.Tools and methods for yield-aware semiconductor manufacturing process target generation
US8735987Jun 6, 2012May 27, 2014Suvolta, Inc.CMOS gate stack structures and processes
US8748270Jul 20, 2012Jun 10, 2014Suvolta, Inc.Process for manufacturing an improved analog transistor
US8748986Jul 26, 2012Jun 10, 2014Suvolta, Inc.Electronic device with controlled threshold voltage
US8759872Dec 17, 2010Jun 24, 2014Suvolta, Inc.Transistor with threshold voltage set notch and method of fabrication thereof
US8796048May 11, 2012Aug 5, 2014Suvolta, Inc.Monitoring and measurement of thin film layers
US8806395Feb 3, 2014Aug 12, 2014Suvolta, Inc.Porting a circuit design from a first semiconductor process to a second semiconductor process
US8811068May 14, 2012Aug 19, 2014Suvolta, Inc.Integrated circuit devices and methods
US8816754Nov 2, 2012Aug 26, 2014Suvolta, Inc.Body bias circuits and methods
US8819603Dec 14, 2012Aug 26, 2014Suvolta, Inc.Memory circuits and methods of making and designing the same
US8847684Feb 19, 2013Sep 30, 2014Suvolta, Inc.Analog circuits having improved transistors, and methods therefor
US8863064Feb 26, 2013Oct 14, 2014Suvolta, Inc.SRAM cell layout structure and devices therefrom
US8877619Jan 23, 2013Nov 4, 2014Suvolta, Inc.Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
US8883600Dec 21, 2012Nov 11, 2014Suvolta, Inc.Transistor having reduced junction leakage and methods of forming thereof
US8895327Dec 8, 2012Nov 25, 2014Suvolta, Inc.Tipless transistors, short-tip transistors, and methods and circuits therefor
US8916937Feb 14, 2014Dec 23, 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8937005Oct 4, 2013Jan 20, 2015Suvolta, Inc.Reducing or eliminating pre-amorphization in transistor manufacture
US8963249May 30, 2014Feb 24, 2015Suvolta, Inc.Electronic device with controlled threshold voltage
US8970289Jan 22, 2013Mar 3, 2015Suvolta, Inc.Circuits and devices for generating bi-directional body bias voltages, and methods therefor
US8975128Nov 18, 2013Mar 10, 2015Suvolta, Inc.Electronic devices and systems, and methods for making and using the same
US8976575Aug 29, 2013Mar 10, 2015Suvolta, Inc.SRAM performance monitor
US8988153Mar 9, 2013Mar 24, 2015Suvolta, Inc.Ring oscillator with NMOS or PMOS variation insensitivity
US8994415Mar 1, 2013Mar 31, 2015Suvolta, Inc.Multiple VDD clock buffer
US8995204Jun 23, 2011Mar 31, 2015Suvolta, Inc.Circuit devices and methods having adjustable transistor body bias
US8999861May 11, 2012Apr 7, 2015Suvolta, Inc.Semiconductor structure with substitutional boron and method for fabrication thereof
US9006843Feb 24, 2014Apr 14, 2015Suvolta, Inc.Source/drain extension control for advanced transistors
US9041126Sep 5, 2013May 26, 2015Mie Fujitsu Semiconductor LimitedDeeply depleted MOS transistors having a screening layer and methods thereof
US9054219Feb 5, 2014Jun 9, 2015Mie Fujitsu Semiconductor LimitedSemiconductor devices having fin structures and fabrication methods thereof
US9070477Dec 12, 2013Jun 30, 2015Mie Fujitsu Semiconductor LimitedBit interleaved low voltage static random access memory (SRAM) and related methods
US9093469May 9, 2014Jul 28, 2015Mie Fujitsu Semiconductor LimitedAnalog transistor
US9093550Jan 31, 2013Jul 28, 2015Mie Fujitsu Semiconductor LimitedIntegrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9093997Nov 15, 2013Jul 28, 2015Mie Fujitsu Semiconductor LimitedSlew based process and bias monitors and related methods
US9105711Dec 19, 2013Aug 11, 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure with reduced junction leakage and method of fabrication thereof
US9111785Jul 31, 2013Aug 18, 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure with improved channel stack and method for fabrication thereof
US9112057Sep 18, 2012Aug 18, 2015Mie Fujitsu Semiconductor LimitedSemiconductor devices with dopant migration suppression and method of fabrication thereof
US9112484Dec 20, 2013Aug 18, 2015Mie Fujitsu Semiconductor LimitedIntegrated circuit process and bias monitors and related methods
US9112495Mar 15, 2013Aug 18, 2015Mie Fujitsu Semiconductor LimitedIntegrated circuit device body bias circuits and methods
US9117746Jul 21, 2014Aug 25, 2015Mie Fujitsu Semiconductor LimitedPorting a circuit design from a first semiconductor process to a second semiconductor process
US9154123Aug 19, 2014Oct 6, 2015Mie Fujitsu Semiconductor LimitedBody bias circuits and methods
US9184750May 10, 2013Nov 10, 2015Mie Fujitsu Semiconductor LimitedDigital circuits having improved transistors, and methods therefor
US9196727Nov 6, 2014Nov 24, 2015Mie Fujitsu Semiconductor LimitedHigh uniformity screen and epitaxial layers for CMOS devices
US9224733Oct 4, 2013Dec 29, 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure and method of fabrication thereof with mixed metal types
US9231541Sep 29, 2014Jan 5, 2016Mie Fujitsu Semiconductor LimitedAnalog circuits having improved transistors, and methods therefor
US9236466Oct 5, 2012Jan 12, 2016Mie Fujitsu Semiconductor LimitedAnalog circuits having improved insulated gate transistors, and methods therefor
US9263523Feb 24, 2014Feb 16, 2016Mie Fujitsu Semiconductor LimitedAdvanced transistors with punch through suppression
US9268885Feb 28, 2013Feb 23, 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit device methods and models with predicted device metric variations
US9276561Jul 24, 2015Mar 1, 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit process and bias monitors and related methods
US9281248Apr 30, 2014Mar 8, 2016Mie Fujitsu Semiconductor LimitedCMOS gate stack structures and processes
US9297850Sep 15, 2014Mar 29, 2016Mie Fujitsu Semiconductor LimitedCircuits and methods for measuring circuit elements in an integrated circuit device
US9299698Jun 25, 2013Mar 29, 2016Mie Fujitsu Semiconductor LimitedSemiconductor structure with multiple transistors having various threshold voltages
US9299801Mar 14, 2013Mar 29, 2016Mie Fujitsu Semiconductor LimitedMethod for fabricating a transistor device with a tuned dopant profile
US9319013Aug 19, 2014Apr 19, 2016Mie Fujitsu Semiconductor LimitedOperational amplifier input offset correction with transistor threshold voltage adjustment
US9319034Jun 30, 2015Apr 19, 2016Mie Fujitsu Semiconductor LimitedSlew based process and bias monitors and related methods
US9362291Aug 9, 2014Jun 7, 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit devices and methods
US9368624Jul 24, 2015Jun 14, 2016Mie Fujitsu Semiconductor LimitedMethod for fabricating a transistor with reduced junction leakage current
US9385047Jun 23, 2015Jul 5, 2016Mie Fujitsu Semiconductor LimitedIntegrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9385121Nov 5, 2014Jul 5, 2016Mie Fujitsu Semiconductor LimitedTipless transistors, short-tip transistors, and methods and circuits therefor
US9391076Dec 18, 2014Jul 12, 2016Mie Fujitsu Semiconductor LimitedCMOS structures and processes based on selective thinning
US20080087800 *Sep 25, 2007Apr 17, 2008Sony CorporationSolid-state image capturing device, image capturing device, and manufacturing method of solid-state image capturing device
US20080277717 *May 10, 2007Nov 13, 2008Qimonda AgMinority carrier sink for a memory cell array comprising nonvolatile semiconductor memory cells
US20090215220 *May 4, 2009Aug 27, 2009Sony CorporationSolid-state image capturing device, image capturing device, and manufacturing method of solid-state image capturing device
US20090224355 *Mar 24, 2008Sep 10, 2009Siliconix Technology C. V. IrSemiconductor device with buffer layer
US20100032713 *Aug 6, 2009Feb 11, 2010Texas Instruments IncorporatedLateral insulated gate bipolar transistor
US20110074498 *Mar 31, 2011Suvolta, Inc.Electronic Devices and Systems, and Methods for Making and Using the Same
US20110079861 *Sep 30, 2010Apr 7, 2011Lucian ShifrenAdvanced Transistors with Threshold Voltage Set Dopant Structures
US20110121404 *May 26, 2011Lucian ShifrenAdvanced transistors with punch through suppression
US20110140176 *Dec 10, 2009Jun 16, 2011International Rectifier CorporationMonolithic integrated composite group III-V and group IV semiconductor device and method for fabricating same
US20130337626 *Aug 16, 2013Dec 19, 2013International Rectifier CorporationMonolithic Group III-V and Group IV Device
US20140008663 *Sep 6, 2013Jan 9, 2014International Rectifier CorporationIntegrated Composite Group III-V and Group IV Semiconductor Device
DE102006019940B3 *Apr 28, 2006Dec 27, 2007Qimonda AgMemory cell field of non volatile semiconductor memory cells, comprises semiconductor body with semiconductor zone of conductivity type, extending up to surface of body, where bit line is formed and buried in semiconductor zone
Classifications
U.S. Classification257/371, 257/E27.133, 257/E21.69, 257/E29.198, 257/E21.646
International ClassificationH01L29/74
Cooperative ClassificationH01L29/7395, H01L29/1095, H01L29/36, H01L27/14643, H01L27/11521, H01L27/10844, H01L27/0214, H01L27/11524
European ClassificationH01L27/115F4N, H01L27/146F, H01L29/739C2, H01L27/115F4
Legal Events
DateCodeEventDescription
Nov 17, 2004ASAssignment
Owner name: GREENTHREAD, LLC, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAO, G.R. MOHAN;REEL/FRAME:015998/0471
Effective date: 20041026
May 13, 2015ASAssignment
Owner name: GREENTHREAD, LLC, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAO, G.R. MOHAN;REEL/FRAME:035630/0391
Effective date: 20150427