Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20060189109 A1
Publication typeApplication
Application numberUS 11/412,262
Publication dateAug 24, 2006
Filing dateApr 27, 2006
Priority dateMar 2, 2001
Also published asUS6830976, US8822282, US9515196, US20020123167, US20040219726, US20140342523
Publication number11412262, 412262, US 2006/0189109 A1, US 2006/189109 A1, US 20060189109 A1, US 20060189109A1, US 2006189109 A1, US 2006189109A1, US-A1-20060189109, US-A1-2006189109, US2006/0189109A1, US2006/189109A1, US20060189109 A1, US20060189109A1, US2006189109 A1, US2006189109A1
InventorsEugene Fitzgerald
Original AssigneeAmberwave Systems
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Methods of fabricating contact regions for FET incorporating SiGe
US 20060189109 A1
Abstract
Structures and methods for fabricating high speed digital, analog, and combined digital/analog systems using planarized relaxed SiGe as the materials platform. The relaxed SiGe allows for a plethora of strained Si layers that possess enhanced electronic properties. By allowing the MOSFET channel to be either at the surface or buried, one can create high-speed digital and/or analog circuits. The planarization before the device epitaxial layers are deposited ensures a flat surface for state-of-the-art lithography.
Images(18)
Previous page
Next page
Claims(21)
1-36. (canceled)
37. A method of fabricating contact regions for a FET, the method comprising:
providing a substrate comprising at least one of Si, SiGe, and Ge;
providing a gate stack disposed above the substrate, the gate stack defining a channel region disposed thereunder,
epitaxially depositing a SiGe layer in at least one area of the substrate adjacent to the gate stack, the SiGe layer being at least partially relaxed by the introduction of crystalline defects therein;
providing a metal layer over the SiGe layer; and
reacting the metal layer with the SiGe layer to form a region comprising at least one of silicide and silicide/germanicide.
38. The method of claim 37 wherein the metal layer comprises Ti or Co.
39. The method of claim 37 wherein the metal layer comprises Ni.
40. The method of claim 37 wherein the channel region comprises a strained semiconductor material.
41. The method of claim 40 wherein the strained semiconductor material comprises SiGe or Ge.
42. The method of claim 40 wherein the strained semiconductor material comprises Si.
43. The method of claim 37, wherein the step of reacting the metal layer with the SiGe layer comprises thermal annealing.
44. The method of claim 37, wherein an average surface roughness of the channel region is less than approximately 2 nm.
45. The method of claim 44, wherein the surface roughness is less than approximately 0.77 nm.
46. The method of claim 37, wherein the crystalline defects substantially do not propagate into the channel region from the SiGe layer.
47. The method of claim 37, wherein the substrate has a first Ge concentration and the SiGe layer has a second Ge concentration exceeding the first Ge concentration.
48. The method of claim 37, further comprising forming a shallow trench isolation region such that the region comprising at least one of silicide and silicide/germanicide is disposed proximate to the shallow trench isolation region.
49. A method of fabricating contact regions for a FET, the method comprising:
providing a substrate comprising at least one of Si, SiGe, and Ge;
providing a gate stack disposed above the substrate, the gate stack defining a channel region disposed thereunder, the channel region comprising a strained semiconductor material;
epitaxially depositing a strained SiGe layer in at least one area of the substrate adjacent to the gate stack;
providing a metal layer over the strained SiGe layer; and
reacting the metal layer with the SiGe layer to form a region comprising at least one of silicide and silicide/germanicide.
50. The method of claim 49 wherein the metal layer comprises Ti or Co.
51. The method of claim 49 wherein the metal layer comprises Ni.
52. The method of claim 49 wherein the strained semiconductor material comprises SiGe or Ge.
53. The method of claim 49 wherein the strained semiconductor material comprises Si.
54. The method of claim 49, wherein an average surface roughness of the channel region is less than approximately 2 nm.
55. The method of claim 54, wherein the surface roughness is less than approximately 0.77 nm.
56. The method of claim 49, wherein the substrate has a first Ge concentration and the SiGe layer has a second Ge concentration exceeding the first Ge concentration.
Description
    PRIORITY INFORMATION
  • [0001]
    This application claims priority from provisional application Ser. No. 60/273,112 filed Mar. 2, 2001.
  • BACKGROUND OF THE INVENTION
  • [0002]
    The invention relates to the field of relaxed SiGe platforms for high speed CMOS electronics and high speed analog circuits.
  • [0003]
    Si CMOS as a platform for digital integrated circuits has progressed predictably through the industry roadmap. The progress is created through device miniaturization, leading to higher performance, greater reliability, and lower cost. However, new bottlenecks in data flow are appearing as the interconnection hierarchy is expanded. Although digital integrated circuits have progressed at unprecedented rates, analog circuitry has hardly progressed at all. Furthermore, it appears that in the near future, serious economic and technological issues will confront the progress of digital integrated circuits.
  • [0004]
    The digital and communication chip markets need an enhancement to Si CMOS and the maturing roadmap. One promising candidate material that improves digital integrated circuit technology and introduces new analog integrated circuit possibilities is relaxed SiGe material on Si substrates. Relaxed SiGe alloys on Si can have thin layers of Si deposited on them, creating tension in the thin Si layers. Tensile Si layers have many advantageous properties for the basic device in integrated circuits, the metal-oxide field effect transistor (MOSFET). First, placing Si in tension increases the mobility of electrons moving parallel to the surface of the wafer, thus increasing the frequency of operation of the MOSFET and the associated circuit. Second, the band offset between the relaxed SiGe and the tensile Si will confine electrons in the Si layer. Therefore, in an electron channel device (n-channel), the channel can be removed from the surface or ‘buried’. This ability to spatially separate the charge carriers from scattering centers such as ionized impurities and the ‘rough’ oxide interface enables the production of low noise, high performance analog devices and circuits.
  • [0005]
    A key development in this field was the invention of relaxed SiGe buffers with low threading dislocation densities. The key background inventions in this area are described in U.S. Pat. No. 5,442,205 issued to Brasen et al. and U.S. Pat. No. 6,107,653 issued to Fitzgerald. These patents define the current best methods of fabricating high quality relaxed SiGe.
  • [0006]
    Novel device structures in research laboratories have been fabricated on early, primitive versions of the relaxed buffer. For example, strained Si, surface channel nMOSFETs have been created that show enhancements of over 60% in intrinsic gm with electron mobility increases of over 75% (Rim et al, IEDM 98 Tech. Dig. p. 707). Strained Si, buried channel devices demonstrating high transconductance and high mobility have also been fabricated (U. Konig, MRS Symposium Proceedings 533, 3 (1998)). Unfortunately, these devices possess a variety of problems with respect to commercialization. First, the material quality that is generally available is insufficient for practical utilization, since the surface of SiGe on Si becomes very rough as the material is relaxed via dislocation introduction. These dislocations are essential in the growth of relaxed SiGe layers on Si since they compensate for the stress induced by the lattice mismatch between the materials. For more than 10 years, researchers have tried to intrinsically control the surface morphology through epitaxial growth, but since the stress fields from the misfit dislocations affect the growth front, no intrinsic epitaxial solution is possible. The invention describes a method of planarization and regrowth that allows all devices on relaxed SiGe to possess a significantly flatter surface. This reduction in surface roughness increases the yield for fine-line lithography, thus enabling the manufacture of strained Si devices.
  • [0007]
    A second problem with the strained Si devices made to date is that researchers have been concentrating on devices optimized for very different applications. The surface channel devices have been explored to enhance conventional MOSFET devices, whereas the buried channel devices have been constructed in ways that mimic the buried channel devices previously available only in III-V materials systems, like AlGaAs/GaAs. Recognizing that the Si manufacturing infrastructure needs a materials platform that is compatible with Si, scalable, and capable of being used in the plethora of Si integrated circuit applications, the disclosed invention provides a platform that allows both the enhancement of circuits based on Si CMOS, as well as the fabrication of analog circuits. Thus, high performance analog or digital systems can be designed with this platform. An additional advantage is that both types of circuits can be fabricated in the CMOS process, and therefore a combined, integrated digital/analog system can be designed as a single-chip solution.
  • [0008]
    With these advanced SiGe material platforms, it is now possible to provide a variety of device and circuit topologies that take advantage of this new materials system. Exemplary embodiments of the invention describe structures and methods to fabricate advanced strained-layer Si devices, and structures and methods to create circuits based on a multiplicity of devices, all fabricated from the same starting material platform. Starting from the same material platform is key to minimizing cost as well as to allowing as many circuit topologies to be built on this platform as possible.
  • SUMMARY OF THE INVENTION
  • [0009]
    Accordingly, the invention provides a material platform of planarized relaxed SiGe with regrown device layers. The planarization and regrowth strategy allows device layers to have minimal surface roughness as compared to strategies in which device layers are grown without planarization. This planarized and regrown platform is a host for strained Si devices that can possess optimal characteristics for both digital and analog circuits. Structures and processes are described that allow for the fabrication of high performance digital logic or analog circuits, but the same structure can be used to host a combination of digital and analog circuits, forming a single system-on-chip.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0010]
    FIG. 1 is a schematic block diagram of a structure including a relaxed SiGe layer epitaxially grown on a Si substrate;
  • [0011]
    FIG. 2 is a schematic block diagram of an exemplary structure showing that the origin of the crosshatch pattern is the stress fields from injected misfit dislocations;
  • [0012]
    FIG. 3 is a table showing surface roughness data for relaxed SiGe buffers produced by dislocation injection via graded SiGe layers on Si substrates;
  • [0013]
    FIGS. 4A-4D show an exemplary process flow and resulting platform structure in accordance with the invention;
  • [0014]
    FIGS. 5A-5D are schematic diagrams of the corresponding process flow and layer structure for a surface channel FET platform accordance with the invention;
  • [0015]
    FIGS. 6A-6D are schematic diagrams of the corresponding process flow and layer structure for a buried channel FET platform in accordance with the invention;
  • [0016]
    FIGS. 7A-7D are schematic diagrams of a process flow for a surface channel MOSFET in accordance with the invention;
  • [0017]
    FIGS. 8A and 8B are schematic block diagrams of surface channel devices with protective layers;
  • [0018]
    FIGS. 9A and 9B are schematic block diagrams of surface channel devices with Si layers on Ge-rich layers for use in silicide formation;
  • [0019]
    FIG. 10 is schematic diagram of a buried channel MOSFET after device isolation in accordance with the invention;
  • [0020]
    FIG. 11 is a schematic flow of the process, for any heterostructure FET device deposited on relaxed SiGe, in accordance with the invention;
  • [0021]
    FIGS. 12A-12D are schematic diagrams of a process flow in the case of forming the surface channel MOSFET in the top strained Si layer in accordance with the invention;
  • [0022]
    FIGS. 13A-13D are schematic diagrams of a process flow in the case of forming the surface channel MOSFET in the buried strained Si layer in accordance with the invention; and
  • [0023]
    FIGS. 14A and 14B are schematic diagrams of surface and buried channel devices with Si1-yGey channels on a relaxed Si1-zGez layer.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0024]
    FIG. 1 is a schematic block diagram of a structure 100 including a relaxed SiGe-layer epitaxially grown on a Si substrate 102. In this structure, a compositionally graded buffer layer 104 is used to accommodate the lattice mismatch between the uniform SiGe layer 106 and the Si substrate. By spreading the lattice mismatch over a distance, the graded buffer minimizes the number of dislocations reaching the surface and thus provides a method for growing high-quality relaxed SiGe films on Si.
  • [0025]
    Any method of growing a high-quality, relaxed SiGe layer on Si will produce roughness on the surface of the SiGe layer in a well-known crosshatch pattern. This crosshatch pattern is typically a few hundred angstroms thickness over distances of microns. Thus, the crosshatch pattern is a mild, undulating surface morphology with respect to the size of the electron or hole. For that reason, it is possible to create individual devices that achieve enhancements over their control Si device counterparts. However, commercialization of these devices requires injection of the material into the Si CMOS process environment to achieve low cost, high performance targets. This processing environment requires that the material and device characteristics have minimal impact on the manufacturing process. The crosshatch pattern on the surface of the wafer is one limiting characteristic of relaxed SiGe on Si that affects the yield and the ease of manufacture. Greater planarity is desired for high yield and ease in lithography.
  • [0026]
    The origin of the crosshatch pattern is the stress fields from the injected misfit-dislocations. This effect is depicted by the exemplary structure 200 shown in FIG. 2. By definition, the dislocations must be introduced in order to accommodate the lattice-mismatch between the SiGe alloy and the Si substrate. The stress fields originate at the dislocations, and are terminated at the surface of the film. However, the termination at the surface creates crystal lattices that vary from place to place on the surface of the wafer. Since growth rate can be correlated to lattice constant size, different thicknesses of deposition occur at different points on the wafer. One may think that thick layer growth beyond the misfit dislocations will smooth the layer of these thickness differences. Unfortunately, the undulations on the surface have a relatively long wavelength; therefore, surface diffusion is typically not great enough to remove the morphology.
  • [0027]
    FIG. 3 is a table that displays surface roughness data for relaxed SiGe buffers produced by dislocation injection via graded SiGe layers on Si substrates. Note that the as-grown crosshatch pattern for relaxed Si0.8Ge0.2 buffers creates a typical roughness of approximately 7.9 nm. This average roughness increases as the Ge content in the relaxed buffer is increased. Thus, for any SiGe layer that is relaxed through dislocation introduction during growth, the surface roughness is unacceptable for state-of-the-art fabrication facilities. After the process in which the relaxed SiGe is planarized, the average roughness is less than 2 nm (typically 0.57 nm), and after device layer deposition, the average roughness is 0.77 nm with a 1.5 μm regrowth thickness. Therefore, after the complete structure is fabricated, over one order of magnitude of roughness reduction can be achieved.
  • [0028]
    The regrowth device layers can be either greater than or less than the critical thickness of the regrowth layer. In general, in any lattice-mismatched epitaxial growth, thin layers can be deposited without fear of dislocation introduction at the interface. At a great enough thickness, any lattice-mismatch between the film and substrate will introduce misfit dislocations into the regrown heterostructure. These new dislocations can cause additional surface roughness. Thus, if the lattice-mismatch between the regrowth device layers and relaxed SiGe buffer is too great, the effort of planarizing the relaxed SiGe may be lost since massive dislocation introduction will roughen the surface.
  • [0029]
    There are two distinct possibilities with respect to the regrowth thickness and the quality of surface. If the regrowth layers are very thin, then exact lattice matching of the regrowth layer composition and the relaxed buffer composition is not necessary. In this case, the surface roughness will be very low, approximately equal to the post-planarization flatness. However, in many applications for devices, the regrowth layer thickness will be 1-2 μm or more. For a 1% difference in Ge concentration between the relaxed SiGe and the regrowth layer, the critical thickness is approximately 0.5 μm. Thus, if optimal flatness is desired, it is best to keep the regrowth layer below approximately 0.5 μm unless excellent control of the uniformity of Ge concentration across the wafer is achieved. Although this composition matching is achievable in state-of-the-art tools, FIG. 3 shows that less precise matching, i.e., within 2% Ge, results in misfit dislocation introduction and introduction of a new crosshatch pattern. However, because the lattice mismatch is so small, the average roughness is still very low, approximately 0.77 nm. Thus, either lattice-matching or slight mismatch will result in excellent device layer surfaces for processing.
  • [0030]
    It is also noted that the relaxed SiGe alloy with surface roughness may not necessarily be a uniform composition relaxed SiGe layer on a graded composition layer. Although this material layer structure has been shown to be an early example of high quality relaxed SiGe, there are some disadvantages to this structure. For example, SiGe alloys possess a much worse coefficient of thermal conductivity than pure Si. Thus, for electronic devices located at the surface, it may be relatively difficult to guide the heat away from the device areas due to the thick graded composition layer and uniform composition layer.
  • [0031]
    Another exemplary embodiment of the invention, shown in FIGS. 4A-4D, solves this problem and creates a platform for high power SiGe devices. FIGS. 4A-4D show an exemplary process flow and resulting platform structure in accordance with the invention. The structure is produced by first forming a relaxed uniform SiGe alloy 400 via a compositionally graded layer 402 on a Si substrate 404. The SiGe layer 400 is then transferred to a second Si substrate 406 using conventional bonding. For example, the uniform SiGe alloy 400 on the graded layer 402 can be planarized to remove the crosshatch pattern, and that relaxed SiGe alloy can be bonded to the Si wafer. The graded layer 402 and the original substrate 404 can be removed by a variety of conventional processes. For example, one process is to grind the original Si substrate away and selectively etch to the SiGe, either by a controlled dry or wet etch, or by embedding an etch stop layer. The end result is a relaxed SiGe alloy 400 on Si without the thick graded layer. This structure is more suited for high power applications since the heat can be conducted away from the SiGe layer more efficiently.
  • [0032]
    The bond and substrate removal technique can also be used to produce SiGe on insulator substrates, or SGOI. An SGOI wafer is produced using the same technique shown in FIGS. 4A-4D; however, the second substrate is coated with a SiO2 layer before bonding. In an alternative embodiment, both wafers can be coated with SiO2 to enable oxide-to-oxide bonding. The resulting structure after substrate removal is a high quality, relaxed SiGe layer on an insulating film. Devices built on this platform can utilize the performance enhancements of both strained Si and the SOI architecture.
  • [0033]
    It will be appreciated that in the scenario where the SiGe layer is transferred to another host substrate, one may still need to planarize before regrowing the device layer structure. The SiGe surface can be too rough for state of the art processing due to the substrate removal technique. In this case, the relaxed SiGe is planarized, and the device layers are regrown on top of the high-quality relaxed SiGe surface.
  • [0034]
    Planarization of the surface via mechanical or other physical methods is required to flatten the surface and to achieve CMOS-quality devices. However, the field effect transistors (FETs) that allow for enhanced digital and analog circuits are very thin, and thus would be removed by the planarization step. Thus, a first part of the invention is to realize that relaxed SiGe growth and planarization, followed by device layer regrowth, is key to creating a high-performance, high yield enhanced CMOS platform. FIGS. 5 and 6 show the process sequence and regrowth layers required to create embodiments of surface channel and buried channel FETs, respectively.
  • [0035]
    FIGS. 5A-5D are schematic diagrams of a process flow and resulting layer structure in accordance with the invention. FIG. 5A shows the surface roughness 500, which is typical of a relaxed SiGe alloy 502 on a substrate 504, as an exaggerated wavy surface. Note that the substrate is labeled in a generic way, since the substrate could itself be Si, a relaxed compositionally graded SiGe layer on Si, or another material in which the relaxed SiGe has been transferred through a wafer bonding and removal technique. The relaxed SiGe alloy 502 is planarized (FIG. 5B) to remove the substantial roughness, and then device regrowth layers 506 are epitaxially deposited (FIG. 5C). It is desirable to lattice-match the composition of the regrowth layer 506 as closely as possible to the relaxed SiGe 502; however, a small amount of mismatch and dislocation introduction at the interface is tolerable since the surface remains substantially planar. For a surface channel device, a strained Si layer 508 of thickness less than 0.1 μm is then grown on top of the relaxed SiGe 502 with an optional sacrificial layer 510, as shown in FIG. 5D. The strained layer 508 is the layer that will be used as the channel in the final CMOS devices.
  • [0036]
    FIGS. 6A-6D are schematic diagrams of the corresponding process flow and layer structure for a buried channel FET platform in accordance with the invention. In this structure, the regrowth layers 606 include a lattice matched SiGe layer 602, a strained Si channel layer 608 with a thickness of less than 0.05 μm, a SiGe separation or spacer layer 612, a Si gate oxidation layer 614, and an optional sacrificial layer 610 used to protect the heterostructure during the initial device processing steps.
  • [0037]
    Once the device structure has been deposited, the rest of the process flow for device fabrication is very similar to that of bulk Si. A simplified version of the process flow for a surface channel MOSFET in accordance with the invention is shown in FIGS. 7A-7D. This surface channel MOSFET contains a relaxed SiGe layer 700 and a strained Si layer 702. The device isolation oxide 704, depicted in FIG. 7A, is typically formed first. In this step, the SiN layer 706, which is on top of a thin pad oxide layer 708, serves as a hard mask for either local oxidation of silicon (LOCOS) or shallow trench isolation (STI). Both techniques use a thick oxide (relative to device dimensions) to provide a high threshold voltage between devices; however, STI is better suited for sub-quarter-micron technologies. FIG. 7B is a schematic of the device area after the gate oxide 716 growth and the shallow-source drain implant. The implant regions 710 are self-aligned by using a poly-Si gate 712 patterned with photoresist 714 as a masking layer. Subsequently, deep source-drain implants 718 are positioned using conventional spacer 720 formation and the device is electrically contacted through the formation of silicide 722 at the gate and silicide/germanides 724 at the source and drain (FIG. 7C). FIG. 7D is a schematic of the device after the first level of metal interconnects 726 have been deposited and etched.
  • [0038]
    Since there are limited-thickness layers on top of the entire structure, the removal of surface material during processing becomes more critical than with standard Si. For surface channel devices the structure that is regrown consists primarily of nearly lattice-matched SiGe, and a thin surface layer of strained Si. Many of the processes that are at the beginning of a Si fabrication sequence strip Si from the surface. If the processing is not carefully controlled, the entire strained Si layer can be removed before the gate oxidation. The resulting device will be a relaxed SiGe channel FET and thus the benefits of a strained Si channel will not be realized.
  • [0039]
    A logical solution to combat Si removal during initial processing is to make the strained Si layer thick enough to compensate for this removal. However, thick Si layers are not possible for two reasons. First, the enhanced electrical properties originate from the fact that the Si is strained and thick layers experience strain relief through the introduction of misfit dislocations. Second, the misfit dislocations themselves are undesirable in significant quantity, since they can scatter carriers and increase leakage currents in junctions.
  • [0040]
    In order to prevent removal of strained Si layers at the surface, the cleaning procedures before gate oxidation must be minimized and/or protective layers must be applied. Protective layers are useful since their removal can be carefully controlled. Some examples of protective layers for surface channel devices are shown in FIGS. 8A and 8B. FIG. 8A shows a strained Si heterostructure of a relaxed SiGe layer 800 and a strained Si channel layer 802 protected by a surface layer 804 of SiGe. The surface SiGe layer 804 should have a Ge concentration similar to that of the relaxed SiGe layer 800 below, so that the thickness is not limited by critical thickness constraints. During the initial cleans, the SiGe sacrificial layer is removed instead of the strained Si channel layer. The thickness of the sacrificial layer can either be tuned to equal the removal thickness, or can be made greater than the removal thickness. In the latter case, the excess SiGe can be selectively removed before the gate oxidation step to reveal a clean, strained Si layer at the as grown thickness. If the particular fabrication facility prefers a Si terminated surface, a sacrificial Si layer may be deposited on top of the SiGe sacrificial cap layer.
  • [0041]
    FIG. 8B shows a structure where a layer 806 of SiO2 and a surface layer 808 of either a poly-crystalline or an amorphous material are used as protective layers. In this method, an oxide layer is either grown or deposited after the epitaxial growth of the strained Si layer. Subsequently, a polycrystalline or amorphous layer of Si, SiGe, or Ge is deposited. These semiconductor layers protect the strained-Si layer in the same manner as a SiGe cap during the processing steps before gate oxidation. Prior to gate oxidation, the poly/amorphous and oxide layers are selectively removed. Although the sacrificial layers are shown as protection for a surface channel device, the same techniques can be employed in a buried channel heterostructure.
  • [0042]
    Another way in which conventional Si processing is modified is during the source-drain silicide-germanide formation (FIG. 7C). In conventional Si processing, a metal (typically Ti, Co, or Ni) is reacted with the Si and, through standard annealing sequences, low resistivity suicides are formed. However, in this case, the metal reacts with both Si and Ge simultaneously. Since the suicides have much lower free energy than the germanides, there is a tendency to form a silicide while the Ge is expelled. The expelled germanium creates agglomeration and increases the resistance of the contacts. This increase in series resistance offsets the benefits of the extra drive current from the heterostructure, and negates the advantages of the structure.
  • [0043]
    Ti and Ni can form phases in which the Ge is not rejected severely, thus allowing the formation of a good contact. Co is much more problematic. However, as discussed above for the problem of Si removal, a protective layer(s) at the device epitaxy stage can be applied instead of optimizing the SiGe-metal reaction. For example, the strained Si that will become the surface channel can be coated with a high-Ge-content SiGe alloy (higher Ge content than the initial relaxed SiGe), followed by strained Si. Two approaches are possible using these surface contact layers. Both methods introduce thick Si at the surface and allow the conventional silicide technology to be practiced without encountering the problems with SiGe-metal reactions.
  • [0044]
    The first approach, shown on a surface channel heterostructure 900 in FIG. 9A, uses a Ge-rich layer 906 thin enough that it is substantially strained. The layer 906 is provided on a strained Si channel layer 904 and relaxed SiGe layer 902. In this case, if a subsequent Si layer 908 is beyond the critical thickness, the compressive Ge-rich layer 906 acts as a barrier to dislocations entering the strained Si channel 904. This barrier is beneficial since dislocations do not adversely affect the silicide process; thus, their presence in the subsequent Si layer 908 is of no consequence. However, if the dislocations were to penetrate to the channel, there would be adverse effects on the device.
  • [0045]
    A second approach, shown in FIG. 9B, is to allow a Ge-rich layer 910 to intentionally exceed the critical thickness, thereby causing substantial relaxation in the Ge-rich layer. In this scenario, an arbitrarily thick Si layer 912 can be applied on top of the relaxed Ge-rich layer. This layer will contain more defects than the strained channel, but the defects play no role in device operation since this Si is relevant only in the silicide reaction. In both cases, the process is free from the metal-SiGe reaction concerns, since the metal will react with Si-only. Once the silicide contacts have been formed, the rest of the sequence is a standard Si CMOS process flow, except that the thermal budget is carefully monitored since, for example, the silicide-germanicide (if that option is used) typically cannot tolerate as high a temperature as the conventional silicide. A major advantage of using Si/SiGe FET heterostructures to achieve enhanced performance is the compatibility with conventional Si techniques. Many of the processes are identical to Si CMOS processing, and once the front-end of the process, i.e., the processing of the Si/SiGe heterostructure, is complete, the entire back-end process is uninfluenced by the fact that Si/SiGe lies below.
  • [0046]
    Even though the starting heterostructure for the buried channel device is different from that of the surface channel device, its process flow is very similar to the surface channel flow shown in FIGS. 7A-7D. FIG. 10 is a schematic block diagram of a buried channel MOSFET structure 1000 after the device isolation oxide 1016 has been formed using a SiN mask 1014. In this case, the strained channel 1002 on a first SiGe layer 1010 is separated from the surface by the growth of another SiGe layer 1004, followed by another Si layer 1006. This Si layer is needed for the gate oxide 1008 since gate-oxide formation on SiGe produces a very high interface state density, thus creating non-ideal MOSFETs. One consequence of this Si layer, is that if it is too thick, a substantial portion of the Si layer will remain after the gate oxidation. Carriers can populate this residual Si layer, creating a surface channel in parallel with the desired buried channel and leading to deleterious device properties. Thus, the surface layer Si must be kept as thin as possible, typically less than 50 Å and ideally in the range of 5-15 Å.
  • [0047]
    Another added feature that is necessary for a buried channel device is the supply layer implant. The field experienced in the vertical direction when the device is turned on is strong enough to pull carriers from the buried channel 1002 and force them to populate a Si channel 1006 near the Si/SiO2 interface 1012, thus destroying any advantage of the buried channel. Thus, a supply layer of dopant must be introduced either in the layer 1004 between the buried channel and the top Si layer 1006, or below the buried channel in the underlying SiGe 1010. In this way, the device is forced on with little or no applied voltage, and turned off by applying a voltage (depletion mode device).
  • [0048]
    FIG. 11 is a schematic flow of the process, for any heterostructure FET device deposited on relaxed SiGe, in accordance with the invention. The main process steps are shown in the boxes, and optional steps or comments are shown in the circles. The first three steps (1100,1102,1104) describe the fabrication of the strained silicon heterostructure. The sequence includes production of relaxed SiGe on Si, planarization of the SiGe, and regrowth of the device layers. Once the strained heterostructure is complete (1106), MOS fabrication begins with device isolation (1112) using either STI (1110) or LOCOS (1108). Before proceeding to the gate oxidation, buried channel devices undergo a supply and threshold implant (1114), and any protective layers applied to either a buried or surface channel heterostructure must be selectively removed (1116). The processing sequence after the gate oxidation (1118) is similar to conventional Si CMOS processing. These steps include gate deposition, doping, and definition (1120), self-aligned shallow source-drain implant (1122), spacer formation (1124), self-aligned deep source-drain implant (1126), salicide formation (1128), and pad isolation via metal deposition and etch (1130). The steps requiring significant alteration have been discussed.
  • [0049]
    One particular advantage of the process of FIG. 11 is that it enables the use of surface channel and buried channel devices on the same platform. Consider FIGS. 12A-12D and FIGS. 13A-13D, which show a universal substrate layer configuration and a process that leads to the co-habitation of surface and buried channel MOSFETs on the same chip. The universal substrate is one in which both surface channel and buried channel devices can be fabricated. There are two possibilities in fabricating the surface channel device in this sequence, shown in FIGS. 12 and 13. The process flows for combining surface and buried channel are similar to the previous process described in FIG. 7. Therefore, only the critical steps involved in exposing the proper gate areas are shown in FIGS. 12 and 13.
  • [0050]
    FIGS. 12A and 13A depict the same basic heterostructure 1200,1300 for integrating surface channel and buried channel devices. There is a surface strained Si layer 1202,1302, a SiGe spacer layer 1204,1304, a buried strained Si layer 1206,1306, and a relaxed platform of SiGe 1208,1308. Two strained Si layers are necessary because the buried channel MOSFET requires a surface Si layer to form the gate oxide and a buried Si layer to form the device channel. The figures also show a device isolation region 1210 that separates the buried channel device area 1212,1312 from the surface channel device area 1214,1314.
  • [0051]
    Unlike the buried channel device, a surface channel MOSFET only requires one strained Si layer. As a result, the surface channel MOSFET can be fabricated either in the top strained Si layer, as shown in FIGS. 12B-12D, or the buried Si layer channel, as shown in FIGS. 13B-13D. FIG. 12B is a schematic diagram of a surface channel gate oxidation 1216 in the top Si layer 1202. In this scenario, a thicker top Si layer is desired, since after oxidation, a residual strained Si layer must be present to form the channel. FIG. 12B also shows a possible position for the buried channel supply implant 1218, which is usually implanted before the buried channel gate oxide is grown. Since the top Si layer is optimized for the surface channel device, it may be necessary to strip some of the top strained Si in the regions 1220 where buried channel devices are being created, as shown in FIG. 12C. This removal is necessary in order to minimize the surface Si thickness after gate oxide 1222 formation (FIG. 12D), and thus avoid the formation of a parallel device channel.
  • [0052]
    When a surface channel MOSFET is formed in the buried strained Si layer, the top strained Si layer can be thin, i.e., designed optimally for the buried channel MOSFET. In FIG. 13B, the top strained Si and SiGe layers are removed in the region 1312 where the surface channel MOSFETs are formed. Because Si and SiGe have different properties, a range of selective removal techniques can be used, such as wet or dry chemical etching. Selective oxidation can also be used since SiGe oxidizes at much higher rates than Si, especially under wet oxidation conditions. FIG. 13C shows the gate oxidation 1314 of the surface channel device as well as the supply layer implant 1316 for the buried channel device. Finally, FIG. 13D shows the position of the buried channel gate oxide 1318. No thinning of the top Si layer is required prior to the oxidation since the epitaxial thickness is optimized for the buried channel device. Subsequent to these initial steps, the processing for each device proceeds as previously described.
  • [0053]
    Another key step in the process is the use of a localized implant to create the supply layer needed in the buried channel device. In a MOSFET structure, when the channel is turned on, large vertical fields are present that bring carriers to the surface. The band offset between the Si and SiGe that confines the electrons in the buried strained Si layer is not large enough to prevent carriers from being pulled out of the buried channel. Thus, at first, the buried channel MOSFET would appear useless. However, if enough charge were present in the top SiGe layer, the MOSFET would become a depletion-mode device, i.e. normally on and requiring bias to turn off the channel. In the surface/buried channel device platform, a supply layer implant can be created in the regions where the buried channel will be fabricated, thus easing process integration. If for some reason the supply layer implant is not possible, note that the process shown in FIG. 11 in which the surface channel is created on the buried Si layer is an acceptable process, since the dopant can be introduced into the top SiGe layer during epitaxial growth. The supply layer is then removed from the surface channel MOSFET areas when the top SiGe and strained Si layers are selectively etched away.
  • [0054]
    In the processes described in FIGS. 10, 12 and 13, it is assumed that the desire is to fabricate a buried channel MOSFET. If the oxide of the buried channel device is removed, one can form a buried channel device with a metal gate (termed a MODFET or HEMT). The advantage of this device is that the transconductance can be much higher since there is a decrease in capacitance due to the missing oxide. However, there are two disadvantages to using this device. First, all thermal processes after gate definition have to be extremely low temperature, otherwise the metal will react with the semiconductor, forming an alloyed gate with a very low, or non-existent, barrier. Related to this issue is the second disadvantage. Due to the low thermal budget, the source and drain formation and contacts are typically done before the gate definition. Inverting these steps prevents the gate from being self-aligned to the source and drain, thus increasing the series resistance between the gate and the source and drain. Therefore, with a carefully designed buried channel MOSFET, the self-aligned nature can be a great advantage in device performance. Another benefit of the MOSFET structure is that the gate leakage is very low.
  • [0055]
    The combination of buried n-channel structures with n and p type surface channel MOSFETs has been emphasized heretofore. It is important to also emphasize that in buried n-channel devices as well as in surface channel devices, the channels need not be pure Si. Si1-yGey channels can be used to increase the stability during processing. FIGS. 14A and 14B are schematic diagrams of surface 1400 and buried 1450 channel devices with Si1-yGey channels 1402 on a relaxed Si1-zGez layer 1404. The devices are shown after salicidation and thus contain a poly-Si gate 1410, gate oxide 1408, silicide regions 1412, spacers 1414, and doped regions 1416. In the surface channel device 1400, a thin layer 1406 of Si must be deposited onto the Si1-yGey layer 1402 to form the gate oxide 1408, as previously described for buried channel devices. In the buried Si1-yGey channel device 1450, the device layer sequence is unchanged and consists of a buried strained channel 1402, a SiGe spacer layer 1418, and a surface Si layer 1420 for oxidation.
  • [0056]
    To maintain tensile strain in the channel of an NMOS device, the lattice constant of the channel layer must be less than that of the relaxed SiGe layer, i.e., y must be less than z. Since n-channel devices are sensitive to alloy scattering, the highest mobilities result when the Ge concentration in the channel is low. In order to have strain on this channel layer at a reasonable critical thickness, the underlying SiGe should have a Ge concentration in the range of 10-50%.
  • [0057]
    Experimental data indicates that p channels are less sensitive to alloy scattering. Thus, surface MOSFETs with alloy channels are also possible. In addition, the buried channel devices can be p-channel devices simply by having the Ge concentration in the channel, y, greater than the Ge concentration in the relaxed SiGe alloy, z, and by switching the supply dopant from n-type to p-type. This configuration can be used to form Ge channel devices when y=1 and 0.5<z<0.9.
  • [0058]
    With the ability to mix enhancement mode surface channel devices (n and p channel, through implants as in typical Si CMOS technology) and depletion-mode buried channel MOSFETs and MODFETs, it is possible to create highly integrated digital/analog systems. The enhancement mode devices can be fabricated into high performance CMOS, and the regions of an analog circuit requiring the high performance low-noise depletion mode device can be fabricated in the buried channel regions. Thus, it is possible to construct optimal communication stages, digital processing stages, etc. on a single platform. These different regions are connected electrically in the backend of the Si CMOS chip, just as transistors are connected by the back-end technology today. Thus, the only changes to the CMOS process are some parameters in the processes in the fabrication facility, and the new material, but otherwise, the entire manufacturing process is transparent to the change. Thus, the economics favor such a platform for integrated Si CMOS systems on chip.
  • [0059]
    Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4522662 *Aug 12, 1983Jun 11, 1985Hewlett-Packard CompanyCVD lateral epitaxial growth of silicon over insulators
US4749441 *Dec 11, 1986Jun 7, 1988General Motors CorporationSemiconductor mushroom structure fabrication
US4786615 *Aug 31, 1987Nov 22, 1988Motorola Inc.Method for improved surface planarity in selective epitaxial silicon
US4963506 *Apr 24, 1989Oct 16, 1990Motorola Inc.Selective deposition of amorphous and polycrystalline silicon
US4994866 *Jan 5, 1989Feb 19, 1991Fujitsu LimitedComplementary semiconductor device
US5091767 *Mar 18, 1991Feb 25, 1992At&T Bell LaboratoriesArticle comprising a lattice-mismatched semiconductor heterostructure
US5108946 *Jul 27, 1990Apr 28, 1992Motorola, Inc.Method of forming planar isolation regions
US5212112 *May 23, 1991May 18, 1993At&T Bell LaboratoriesSelective epitaxy of silicon in silicon dioxide apertures with suppression of unwanted formation of facets
US5225703 *May 30, 1991Jul 6, 1993Mitsubishi Denki Kabushiki KaishaDual field effect transistor structure employing a single source region
US5243207 *Nov 30, 1992Sep 7, 1993Texas Instruments IncorporatedMethod to integrate HBTs and FETs
US5294564 *Mar 8, 1993Mar 15, 1994Thomson-CsfMethod for the directed modulation of the composition or doping of semiconductors, notably for the making of planar type monolithic electronic components, use of the method and corresponding products
US5304834 *Jan 15, 1993Apr 19, 1994At&T Bell LaboratoriesSelective epitaxy of silicon in silicon dioxide apertures with suppression of unwanted formation of facets
US5571373 *May 18, 1994Nov 5, 1996Memc Electronic Materials, Inc.Method of rough polishing semiconductor wafers to reduce surface roughness
US5633202 *Jun 6, 1996May 27, 1997Intel CorporationHigh tensile nitride layer
US5698869 *Sep 13, 1995Dec 16, 1997Kabushiki Kaisha ToshibaInsulated-gate transistor having narrow-bandgap-source
US5705421 *Nov 22, 1995Jan 6, 1998Sony CorporationA SOI substrate fabricating method
US5710450 *Dec 23, 1994Jan 20, 1998Intel CorporationTransistor with ultra shallow tip and method of fabrication
US5849612 *Feb 3, 1997Dec 15, 1998Seiko Instruments Inc.MOS poly-si thin film transistor with a flattened channel interface and method of producing same
US5976939 *Jul 3, 1995Nov 2, 1999Intel CorporationLow damage doping technique for self-aligned source and drain regions
US6008128 *Jun 26, 1998Dec 28, 1999Shin-Etsu Handotai Co., Ltd.Method for smoothing surface of silicon single crystal substrate
US6030887 *Feb 26, 1998Feb 29, 2000Memc Electronic Materials, Inc.Flattening process for epitaxial semiconductor wafers
US6030889 *May 20, 1997Feb 29, 2000International Business Machines CorporationSubstrate-holding fixture of non-wettable material
US6159852 *Feb 13, 1998Dec 12, 2000Micron Technology, Inc.Method of depositing polysilicon, method of fabricating a field effect transistor, method of forming a contact to a substrate, method of forming a capacitor
US6214679 *Dec 30, 1999Apr 10, 2001Intel CorporationCobalt salicidation method on a silicon germanium film
US6313016 *Dec 22, 1999Nov 6, 2001Daimlerchrysler AgMethod for producing epitaxial silicon germanium layers
US6326281 *Sep 23, 1999Dec 4, 2001Texas Instruments IncorporatedIntegrated circuit isolation
US6342421 *Jun 18, 1998Jan 29, 2002Kabushiki Kaisha ToshibaSemiconductor device and manufacturing method thereof
US6344375 *Jul 20, 1999Feb 5, 2002Matsushita Electric Industrial Co., LtdSubstrate containing compound semiconductor, method for manufacturing the same and semiconductor device using the same
US6350993 *Mar 12, 1999Feb 26, 2002International Business Machines CorporationHigh speed composite p-channel Si/SiGe heterostructure for field effect devices
US6368927 *Jun 29, 2000Apr 9, 2002Hyunadi Electronics Industries, Ltd.Method of manufacturing transistor having elevated source and drain regions
US6369438 *Dec 22, 1999Apr 9, 2002Kabushiki Kaisha ToshibaSemiconductor device and method for manufacturing the same
US6376318 *Jun 30, 2000Apr 23, 2002Hyundai Electronics Industries Co., Ltd.Method of manufacturing a semiconductor device
US6391798 *Jul 27, 2000May 21, 2002Agere Systems Guardian Corp.Process for planarization a semiconductor substrate
US6444578 *Feb 21, 2001Sep 3, 2002International Business Machines CorporationSelf-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices
US6500694 *Mar 22, 2000Dec 31, 2002Ziptronix, Inc.Three dimensional device integration method and integrated device
US6521508 *Nov 27, 2000Feb 18, 2003Hyundai Electronics Industries Co., Ltd.Method of manufacturing a contact plug in a semiconductor device using selective epitaxial growth of silicon process
US6593625 *Apr 3, 2002Jul 15, 2003International Business Machines CorporationRelaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing
US6607948 *Aug 24, 2001Aug 19, 2003Kabushiki Kaisha ToshibaMethod of manufacturing a substrate using an SiGe layer
US6617654 *Sep 19, 2001Sep 9, 2003Mitsubishi Denki Kabushiki KaishaSemiconductor device with sidewall spacers and elevated source/drain region
US6689211 *Jun 22, 2000Feb 10, 2004Massachusetts Institute Of TechnologyEtch stop layer system
US6690043 *Nov 22, 2000Feb 10, 2004Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the same
US6709929 *Jun 24, 2002Mar 23, 2004North Carolina State UniversityMethods of forming nano-scale electronic and optoelectronic devices using non-photolithographically defined nano-channel templates
US6723621 *Jun 30, 1997Apr 20, 2004International Business Machines CorporationAbrupt delta-like doping in Si and SiGe films by UHV-CVD
US6727550 *Jul 5, 2002Apr 27, 2004Kabushiki Kaisha ToshibaIntegrated circuit device
US6743651 *Apr 23, 2002Jun 1, 2004International Business Machines CorporationMethod of forming a SiGe-on-insulator substrate using separation by implantation of oxygen
US6765227 *Apr 4, 2002Jul 20, 2004Advanced Micro Devices, Inc.Semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer and method of fabrication using wafer bonding
US6818537 *Dec 28, 2001Nov 16, 2004Hynix Semiconductor Inc.Method of manufacturing a contact plug for a semiconductor device
US6818938 *Dec 10, 2002Nov 16, 2004National Semiconductor CorporationMOS transistor and method of forming the transistor with a channel region in a layer of composite material
US6855649 *Nov 19, 2002Feb 15, 2005International Business Machines CorporationRelaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing
US6858502 *Nov 20, 2001Feb 22, 2005International Business Machines CorporationHigh speed composite p-channel Si/SiGe heterostructure for field effect devices
US6876053 *Aug 13, 1999Apr 5, 2005Intel CorporationIsolation structure configurations for modifying stresses in semiconductor devices
US6879053 *Oct 22, 2003Apr 12, 2005Youtility, Inc.Transformerless, load adaptive speed controller
US6881360 *Mar 21, 2002Apr 19, 2005Heraeus Kulzer Gmbh & Co. KgProcess for producing a prosthesis and a prosthesis material
US6881630 *Apr 30, 2003Apr 19, 2005Samsung Electronics Co., Ltd.Methods for fabricating field effect transistors having elevated source/drain regions
US6881632 *Jul 1, 2003Apr 19, 2005Amberwave Systems CorporationMethod of fabricating CMOS inverter and integrated circuits utilizing strained surface channel MOSFETS
US6887762 *Nov 5, 1999May 3, 2005Intel CorporationMethod of fabricating a field effect transistor structure with abrupt source/drain junctions
US6887773 *Jun 10, 2003May 3, 2005Luxtera, Inc.Methods of incorporating germanium within CMOS process
US6890835 *Oct 19, 2000May 10, 2005International Business Machines CorporationLayer transfer of low defect SiGe using an etch-back process
US6936509 *Sep 19, 2003Aug 30, 2005International Business Machines CorporationSTI pull-down to control SiGe facet growth
US6992355 *Sep 2, 2003Jan 31, 2006Micron Technology, Inc.Semiconductor-on-insulator constructions
US6995430 *Jun 6, 2003Feb 7, 2006Amberwave Systems CorporationStrained-semiconductor-on-insulator device structures
US20010003269 *Apr 9, 1999Jun 14, 2001Kenneth C. WuEtch stop layer system
US20010040292 *Jan 26, 2001Nov 15, 2001Seung-Ho HahnSemiconductor device having a contact plug formed by a dual epitaxial layer and method for fabricating the same
US20020011628 *Dec 2, 1998Jan 31, 2002Takeshi TakagiSemiconductor device
US20020072130 *Aug 10, 2001Jun 13, 2002Zhi-Yuan ChengProcess for producing semiconductor article using graded expital growth
US20020079427 *Dec 19, 2001Jun 27, 2002Dan-Xia XuHigh speed and high efficiency Si-based photodetectors using waveguides formed with silicides for near IR applications
US20020084000 *Dec 17, 2001Jul 4, 2002Eugene A. FitzgeraldControlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization
US20020123197 *Jun 19, 2001Sep 5, 2002Fitzgerald Eugene A.Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel mosfets
US20030025131 *Aug 2, 2002Feb 6, 2003Massachusetts Institute Of TechnologyFormation of planar strained layers
US20040121564 *Dec 23, 2002Jun 24, 2004Motorola Inc.Method of forming semiconductor devices through epitaxy
US20040129982 *Dec 18, 2003Jul 8, 2004Renesas Technology CorporationSemiconductor device and manufacturing method
US20040175893 *Mar 7, 2003Sep 9, 2004Applied Materials, Inc.Apparatuses and methods for forming a substantially facet-free epitaxial film
US20040227154 *Apr 26, 2004Nov 18, 2004International Business Machines CorporationHigh speed composite p-channel Si/SiGe heterostructure for field effect devices
US20040262631 *Apr 16, 2004Dec 30, 2004Massachusetts Institute Of TechnologyControlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization
US20050156180 *Feb 24, 2005Jul 21, 2005Zhibo ZhangOptoelectronic devices having arrays of quantum-dot compound semiconductor superlattices therein
US20050250298 *Apr 25, 2005Nov 10, 2005Matthias BauerIn situ doped epitaxial films
US20050277272 *Jun 10, 2004Dec 15, 2005Applied Materials, Inc.Low temperature epitaxial growth of silicon-containing films using UV radiation
US20050280026 *Jun 16, 2004Dec 22, 2005Isaacson David MStrained silicon-on-silicon by wafer bonding and layer transfer
US20060057825 *Nov 8, 2005Mar 16, 2006Agere Systems Inc.Semiconductor devices with reduced active region defects and unique contacting schemes
US20080014725 *Aug 22, 2007Jan 17, 2008Asm America, Inc.Deposition over mixed substrates using trisilane
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7208754 *Apr 26, 2005Apr 24, 2007Taiwan Semiconductor Manufacturing Company, Ltd.Strained silicon structure
US7897493Dec 7, 2007Mar 1, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Inducement of strain in a semiconductor layer
US7939391 *Jun 16, 2010May 10, 2011Transphorm Inc.III-Nitride devices with recessed gates
US8193562Feb 1, 2011Jun 5, 2012Tansphorm Inc.Enhancement mode gallium nitride power devices
US8237198Jan 18, 2011Aug 7, 2012Transphorm Inc.Semiconductor heterostructure diodes
US8289065Sep 9, 2009Oct 16, 2012Transphorm Inc.Inductive load power switching circuits
US8344424Feb 28, 2012Jan 1, 2013Transphorm Inc.Enhancement mode gallium nitride power devices
US8389977Dec 10, 2009Mar 5, 2013Transphorm Inc.Reverse side engineered III-nitride devices
US8390000Aug 28, 2009Mar 5, 2013Transphorm Inc.Semiconductor devices with field plates
US8493129Sep 14, 2012Jul 23, 2013Transphorm Inc.Inductive load power switching circuits
US8519438Apr 23, 2008Aug 27, 2013Transphorm Inc.Enhancement mode III-N HEMTs
US8531232Sep 14, 2012Sep 10, 2013Transphorm Inc.Inductive load power switching circuits
US8541818Jun 26, 2012Sep 24, 2013Transphorm Inc.Semiconductor heterostructure diodes
US8598937Oct 7, 2011Dec 3, 2013Transphorm Inc.High power semiconductor electronic components with increased reliability
US8633518Dec 21, 2012Jan 21, 2014Transphorm Inc.Gallium nitride power devices
US8643062Feb 2, 2011Feb 4, 2014Transphorm Inc.III-N device structures and methods
US8685816 *Jun 11, 2012Apr 1, 2014Globalfoundries Inc.Methods of forming semiconductor devices by forming semiconductor channel region materials prior to forming isolation structures
US8692294Jan 24, 2013Apr 8, 2014Transphorm Inc.Semiconductor devices with field plates
US8716141Mar 4, 2011May 6, 2014Transphorm Inc.Electrode configurations for semiconductor devices
US8742459May 14, 2009Jun 3, 2014Transphorm Inc.High voltage III-nitride semiconductor devices
US8742460Dec 15, 2010Jun 3, 2014Transphorm Inc.Transistors with isolation regions
US8772842Mar 4, 2011Jul 8, 2014Transphorm, Inc.Semiconductor diodes with low reverse bias currents
US8816751Aug 5, 2013Aug 26, 2014Transphorm Inc.Inductive load power switching circuits
US8841702Jul 30, 2013Sep 23, 2014Transphorm Inc.Enhancement mode III-N HEMTs
US8860495Oct 31, 2013Oct 14, 2014Transphorm Inc.Method of forming electronic components with increased reliability
US8895421Dec 11, 2013Nov 25, 2014Transphorm Inc.III-N device structures and methods
US8895423May 28, 2014Nov 25, 2014Transphorm Inc.Method for making semiconductor diodes with low reverse bias currents
US8901604Sep 6, 2011Dec 2, 2014Transphorm Inc.Semiconductor devices with guard rings
US9041065Aug 22, 2013May 26, 2015Transphorm Inc.Semiconductor heterostructure diodes
US9093366Apr 9, 2013Jul 28, 2015Transphorm Inc.N-polar III-nitride transistors
US9111905 *Mar 29, 2012Aug 18, 2015Taiwan Semiconductor Manufacturing Company, Ltd.High electron mobility transistor and method of forming the same
US9111961Feb 12, 2014Aug 18, 2015Transphorm Inc.Semiconductor devices with field plates
US9142659Mar 14, 2014Sep 22, 2015Transphorm Inc.Electrode configurations for semiconductor devices
US9147760Apr 24, 2014Sep 29, 2015Transphorm Inc.Transistors with isolation regions
US9165766Feb 3, 2012Oct 20, 2015Transphorm Inc.Buffer layer structures suited for III-nitride devices with foreign substrates
US9171730Feb 13, 2014Oct 27, 2015Transphorm Inc.Electrodes for semiconductor devices and methods of forming the same
US9171836Sep 5, 2014Oct 27, 2015Transphorm Inc.Method of forming electronic components with increased reliability
US9184275Jun 27, 2012Nov 10, 2015Transphorm Inc.Semiconductor devices with integrated hole collectors
US9196716Aug 20, 2014Nov 24, 2015Transphorm Inc.Enhancement mode III-N HEMTs
US9224671Oct 23, 2014Dec 29, 2015Transphorm Inc.III-N device structures and methods
US9224805Oct 31, 2014Dec 29, 2015Transphorm Inc.Semiconductor devices with guard rings
US9245992Mar 13, 2014Jan 26, 2016Transphorm Inc.Carbon doping semiconductor devices
US9245993Mar 13, 2014Jan 26, 2016Transphorm Inc.Carbon doping semiconductor devices
US9257547Sep 13, 2011Feb 9, 2016Transphorm Inc.III-N device structures having a non-insulating substrate
US9293561Apr 25, 2014Mar 22, 2016Transphorm Inc.High voltage III-nitride semiconductor devices
US9318593Nov 17, 2014Apr 19, 2016Transphorm Inc.Forming enhancement mode III-nitride devices
US9343560Dec 17, 2013May 17, 2016Transphorm Inc.Gallium nitride power devices
US9373699Mar 17, 2015Jun 21, 2016Transphorm Inc.Semiconductor devices with field plates
US9437707Jul 28, 2015Sep 6, 2016Transphorm Inc.Transistors with isolation regions
US9437708Nov 18, 2015Sep 6, 2016Transphorm Inc.Enhancement mode III-N HEMTs
US9443938Jul 9, 2014Sep 13, 2016Transphorm Inc.III-nitride transistor including a p-type depleting layer
US9490324Jun 19, 2015Nov 8, 2016Transphorm Inc.N-polar III-nitride transistors
US9496137Jan 31, 2013Nov 15, 2016Transphorm Inc.Methods of forming reverse side engineered III-nitride devices
US9508807Aug 13, 2015Nov 29, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Method of forming high electron mobility transistor
US9520491Oct 22, 2015Dec 13, 2016Transphorm Inc.Electrodes for semiconductor devices and methods of forming the same
US9536966Dec 15, 2015Jan 3, 2017Transphorm Inc.Gate structures for III-N devices
US9536967Dec 16, 2014Jan 3, 2017Transphorm Inc.Recessed ohmic contacts in a III-N device
US9590060May 18, 2015Mar 7, 2017Transphorm Inc.Enhancement-mode III-nitride devices
US9634100Nov 6, 2015Apr 25, 2017Transphorm Inc.Semiconductor devices with integrated hole collectors
US20050194658 *Apr 26, 2005Sep 8, 2005Chung-Hu KeStrained silicon structure
US20080135873 *Dec 7, 2007Jun 12, 2008Amberwave Systems CorporationInducement of Strain in a Semiconductor Layer
US20100255646 *Jun 16, 2010Oct 7, 2010Transphorm Inc.Iii-nitride devices with recessed gates
US20110121314 *Feb 1, 2011May 26, 2011Transphorm Inc.Enhancement mode gallium nitride power devices
Classifications
U.S. Classification438/586, 438/682, 257/E29.056, 257/E29.255, 438/683, 257/E29.085, 257/E21.403, 257/E21.438
International ClassificationH01L29/78, H01L29/10, H01L21/8238, H01L21/762, H01L29/80, H01L27/092, H01L21/337, H01L21/20, H01L21/8234, H01L21/335, H01L21/44
Cooperative ClassificationH01L21/02381, H01L21/823412, H01L21/823807, H01L29/78, H01L21/0245, H01L21/0251, H01L29/802, H01L21/02532, H01L29/66431, H01L29/66893, H01L29/665, H01L29/66916, H01L21/76251, H01L21/76256, H01L29/7838, H01L27/092, H01L29/165, H01L29/1054, H01L29/6659
European ClassificationH01L29/66M6T6F3, H01L29/66M6T6F11B3, H01L29/66M6T6C, H01L21/762D8, H01L21/02K4A1A3, H01L21/8234C, H01L29/80B, H01L21/762D8D, H01L21/02K4C1A3, H01L27/092, H01L29/66M6T6T, H01L29/66M6T6T3, H01L21/02K4B1A3, H01L21/02K4B5L7, H01L21/8238C, H01L29/10D2B4, H01L29/78, H01L29/165
Legal Events
DateCodeEventDescription
Jan 2, 2008ASAssignment
Owner name: AMBERWAVE SYSTEMS CORPORATION, NEW HAMPSHIRE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FITZGERALD, EUGENE A.;REEL/FRAME:020307/0126
Effective date: 20010927
Jan 13, 2010ASAssignment
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMBERWAVE SYSTEMS CORPORATION;REEL/FRAME:023775/0111
Effective date: 20091122
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,T
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMBERWAVE SYSTEMS CORPORATION;REEL/FRAME:023775/0111
Effective date: 20091122