Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20060223237 A1
Publication typeApplication
Application numberUS 11/367,708
Publication dateOct 5, 2006
Filing dateMar 6, 2006
Priority dateJul 11, 2001
Also published asUS7015072, US20050003585
Publication number11367708, 367708, US 2006/0223237 A1, US 2006/223237 A1, US 20060223237 A1, US 20060223237A1, US 2006223237 A1, US 2006223237A1, US-A1-20060223237, US-A1-2006223237, US2006/0223237A1, US2006/223237A1, US20060223237 A1, US20060223237A1, US2006223237 A1, US2006223237A1
InventorsEdward Combs, Robert Sheppard, Tai Pun, Hau Ng, Chan Fan, Neil McLellan
Original AssigneeCombs Edward G, Sheppard Robert P, Pun Tai W, Ng Hau W, Fan Chan H, Mclellan Neil R
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of manufacturing enhanced thermal dissipation integrated circuit package
US 20060223237 A1
Abstract
The present invention relates to an integrated circuit package having a thermally conductive element thermally coupled to a semiconductor die and a heat sink, and a method of manufacturing said integrated circuit package. The thermally conductive element is integrated into the package to enhance thermal dissipation characteristics of the package.
Images(12)
Previous page
Next page
Claims(5)
1. A method of manufacturing an integrated circuit package, comprising:
installing a carrier onto an upper surface of a substrate, wherein said carrier defines a cavity;
attaching a semiconductor die to said upper surface of said substrate within said cavity of said carrier;
aligning an assembly over said semiconductor die, wherein said assembly comprises a heat sink and a thermally conductive element;
resting said assembly on said carrier such that said thermally conductive element does not directly contact said semiconductor die; and
encapsulating said cavity to form a prepackage such that a portion of said heat sink is exposed to the surroundings of said package.
2. The method of claim 1, wherein said assembly is rested on said carrier such that said thermally conductive element and said semiconductor die are separated by a distance of about five (5) mils or less.
3. The method of claim 1, wherein said attaching said semiconductor die to said upper surface of said substrate is by a direct chip attachment.
4. The method of claim 1, further comprising singulating said prepackage to form said package, wherein a top portion and a side portion of said heat sink are exposed to the surroundings of said package.
5. A method of manufacturing an integrated circuit package, comprising:
installing a carrier onto a substrate;
attaching a semiconductor die to said substrate;
aligning an assembly over said semiconductor die, wherein said assembly comprises a heat sink and a thermally conductive element;
resting said assembly on said carrier such that said thermally conductive element does not directly contact said semiconductor die; and
encapsulating said thermally conductive element and said heat sink such that a portion of said heat sink is exposed to the surroundings of said package.
Description
    FIELD OF THE INVENTION
  • [0001]
    The present invention relates to integrated circuit packaging and manufacturing thereof, and more particularly, to integrated circuit packaging for enhanced dissipation of thermal energy.
  • BACKGROUND OF THE INVENTION
  • [0002]
    A semiconductor device generates a great deal of heat during normal operation. As the speed of semiconductors has increased, so too has the amount of heat generated by them. It is desirable to dissipate this heat from an integrated circuit package in an efficient manner.
  • [0003]
    A heat sink is one type of device used to help dissipate heat from some integrated circuit packages. Various shapes and sizes of heat sink devices have been incorporated onto, into or around integrated circuit packages for improving heat dissipation from the particular integrated circuit package. For example, U.S. Pat. No. 5,596,231 to Combs, entitled “High Power Dissipation Plastic Encapsulated Package For Integrated Circuit Die,” discloses a selectively coated heat sink attached directly on to the integrated circuit die and to a lead frame for external electrical connections.
  • SUMMARY OF THE INVENTION
  • [0004]
    In one aspect, the invention features an integrated circuit package with a semiconductor die electrically connected to a substrate, a heat sink having a portion thereof exposed to the surroundings of the package, a thermally conductive element thermally coupled with and interposed between both the semiconductor die and the heat sink, wherein the thermally conductive element does not directly contact the semiconductor die, and an encapsulant material encapsulating the thermally conductive element and the heat sink such that a portion of the heat sink is exposed to the surroundings of the package.
  • [0005]
    In another aspect, the invention features an integrated circuit package with a semiconductor die electrically connected to a substrate, a heat sink having a portion thereof exposed to the surroundings of the package, means for thermally coupling the semiconductor die with the heat sink to dissipate heat from the semiconductor die to the surroundings of the package, wherein the means for thermally coupling is interposed between the semiconductor die and the heat sink but does not directly contact the semiconductor die, and means for encapsulating the thermally conductive element and the heat sink such that a portion of the heat sink is exposed to the surroundings of the package.
  • [0006]
    In yet another aspect, the invention features an integrated circuit package with a substrate having an upper face with an electrically conductive trace formed thereon and a lower face with a plurality of solder balls electrically connected thereto, wherein the trace and at least one of the plurality of solder balls are electrically connected, a semiconductor die mounted on the upper face of the substrate, wherein the semiconductor die is electrically connected to the trace, a heat sink having a top portion and a plurality of side portions, a thermally conductive element thermally coupled to but not in direct contact with the semiconductor die, wherein the thermally conductive element is substantially shaped as a right rectangular solid, is interposed between said semiconductor die and said heat sink, and is attached to said heat sink, and an encapsulant material formed to encapsulate the upper face of the substrate, the semiconductor die, the thermally conductive element and substantially all of the heat sink except the top portion and the side portions of the heat sink.
  • [0007]
    In a further aspect, the invention features an integrated circuit package with a substrate having means for electrically interconnecting a semiconductor die and means for exchanging electrical signals with an outside device, a semiconductor die attached and electrically connected to the substrate by attachment means, a heat sink having means for dissipating thermal energy to the surroundings of the package, means for thermally coupling the semiconductor die to the heat sink to dissipate heat from said semiconductor die to the surroundings of said package, wherein said means for thermally coupling is interposed between said semiconductor die and said heat sink but does not directly contact the semiconductor die, and means for encapsulating said semiconductor die, said thermally conductive element and said heat sink such that said portion of said heat sink is exposed to the surroundings of said package but is substantially encapsulated.
  • [0008]
    In another aspect, the invention features a method of manufacturing an integrated circuit package including installing a carrier onto an upper surface of a substrate, wherein the carrier defines a cavity, attaching a semiconductor die to the upper surface of the substrate within the cavity of the carrier, aligning an assembly over the semiconductor die, wherein the assembly comprises a heat sink and a thermally conductive element, resting the assembly on the carrier such that the thermally conductive element does not directly contact the semiconductor die, and encapsulating the cavity to form a prepackage such that a portion of the heat sink is exposed to the surroundings of the package.
  • [0009]
    In yet another aspect, the invention features a method of manufacturing an integrated circuit package including installing a carrier onto a substrate, attaching a semiconductor die to the substrate, aligning an assembly over the semiconductor die, wherein the assembly has a heat sink and a thermally conductive element, resting the assembly on the carrier such that the thermally conductive element does not directly contact the semiconductor die, and encapsulating the thermally conductive element and the heat sink such that a portion of the heat sink is exposed to the surroundings of the package.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0010]
    The foregoing features and other aspects of the invention are explained in the following description taken in connection with the accompanying drawings, wherein:
  • [0011]
    FIG. 1 is a simplified cross-sectional view of an integrated circuit package according to one embodiment of the present invention;
  • [0012]
    FIG. 2 is a simplified cross-sectional view of a subassembly of the integrated circuit package shown in FIG. 1, prior to encapsulation and singulation assembly steps;
  • [0013]
    FIG. 3 is a simplified cross-sectional view of an integrated circuit package according to another embodiment of the invention, which has a direct chip attachment;
  • [0014]
    FIG. 4A is a plan view of the subassembly of FIG. 2 having one type of heat sink assembly used in the integrated circuit package shown in FIG. 1;
  • [0015]
    FIG. 4B is a plan view of a subassembly of an integrated circuit package having a second type of heat sink capable of being used in the integrated circuit package shown in FIG. 1;
  • [0016]
    FIG. 5 is a plan view of the heat sink shown in the subassembly of FIG. 4A;
  • [0017]
    FIG. 6 is a plan view of a heat sink assembly as shown in FIG. 4A, which becomes the heat sink shown in FIG. 5 once assembled into an integrated circuit package such as the embodiment shown in FIG. 1;
  • [0018]
    FIG. 7 is a plan view of a third type of heat sink capable of being used in the integrated circuit package shown in FIG. 1;
  • [0019]
    FIG. 8 is a plan view of a fourth type of heat sink capable of being used in the integrated circuit package shown in FIG. 1;
  • [0020]
    FIG. 9A is a plan view of a matrix frame containing a “33” matrix of heat sinks of the type shown in FIG. 5;
  • [0021]
    FIG. 9B is a plan view of another matrix frame containing a “23” matrix of heat sinks of the type shown in FIG. 4B;
  • [0022]
    FIG. 10 is a simplified cross-sectional view along line A-A of the heat sink shown in FIG. 5, and a thermally conductive element of one embodiment; and
  • [0023]
    FIG. 11 shows a flowchart of major steps performed in assembly of one embodiment of an integrated circuit package.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • [0024]
    Various embodiments of the integrated circuit package of the present invention will now be described with reference to the drawings.
  • [0025]
    FIG. 1 shows certain components of an integrated circuit package according to one embodiment of the present invention displayed in their respective positions relative to one another. The integrated circuit package depicted in FIG. 1 generally includes a substrate 100, a heat sink 110, an adapter assembly 120, a semiconductor die 130 and an encapsulant 140. Each of the foregoing will now be described in greater detail along with the manufacturing steps (shown in FIG. 11) associated with them.
  • [0026]
    A substrate 100 of either a rigid material (e.g., BT, FR4, or ceramic) or a flexible material (e.g., polyimide) has circuit traces 102 onto which a semiconductor die 130 can be interconnected using, for example, wire bonding techniques, direct chip attachment, or tape automated bonding. FIG. 1 shows a semiconductor die 130 connected to the traces 102 of the substrate 100 via a gold thermo-sonic wire bonding technique. In such an embodiment, gold wires 104 interconnect the semiconductor die 130 to the traces of the substrate 100. In another embodiment, shown in FIG. 3, the semiconductor die 130 is connected to the traces 102 via a direct chip attachment technique including solder balls 105. The substrate 100 may be produced in strip form to accommodate standard semiconductor manufacturing equipment and process flows, and may also be configured in a matrix format to accommodate high-density packaging.
  • [0027]
    In one embodiment, the traces 102 are embedded photolithographically into the substrate 100, and are electrically conductive to provide a circuit connection between the semiconductor die 130 and the substrate 100. Such traces 102 also provide an interconnection between input and output terminals of the semiconductor die 130 and external terminals provided on the package. In particular, the substrate 100 of the embodiment shown in FIG. 1 has a two-layer circuit trace 102 made of copper. A multilayer substrate may also be used in accordance with an embodiment. The substrate 100 shown in FIG. 1 has several vias drilled into it to connect the top and bottom portions of each circuit trace 102. Such vias are plated with copper to electrically connect the top and bottom portions of each trace 102. The substrate 100 shown in FIG. 1 also has a solder mask 107 on the top and bottom surfaces. The solder mask 107 of one embodiment electrically insulates the substrate and reduces wetting (i.e., reduces wanted flow of solder into the substrate 100.)
  • [0028]
    As shown in FIG. 1, the external terminals of the package of one embodiment of the present invention include an array of solder balls 106. In such an embodiment, the solder balls 106 function as leads capable of providing power, signal inputs and signal outputs to the semiconductor die 130. Those solder balls are attached to corresponding traces 102 using a reflow soldering process. The solder balls 106 can be made of a variety of materials including lead (Pb) free solder. Such a configuration may be referred to as a type of ball grid array. Absent the solder balls 106, such a configuration may be referred to as a type of LAN grid array.
  • [0029]
    As shown in FIGS. 1 and 2, the semiconductor die 130 may be mounted or attached to the substrate 100 (step 1115) with an adhesive material 115, such as epoxy. However, as shown in FIG. 3, a solder reflow process or other suitable direct chip attachment technique may also be used as an alternative way to attach the semiconductor die 130 to the substrate 100 (step 1115).
  • [0030]
    In the embodiment shown in FIG. 1, the heat sink 110 is aligned with and positioned above the top surface of the semiconductor die 130, but not in direct contact with any portion of the semiconductor die 130. The heat sink 110 is preferably made of a thermally conductive material such as copper or copper alloy.
  • [0031]
    One embodiment of an assembly process for manufacturing an integrated circuit package of the present invention uses a carrier 200 as shown in FIGS. 2, 4A and 4B. FIG. 2 shows, in cross-sectional view, a carrier 200 installed onto the substrate 100. The carrier 200 can be mounted on the substrate 100 by mechanical fastening, adhesive joining or other suitable technique (step 1110). The carrier 200 may have one or more recesses 202 sized to accept support structure 114 of a heat sink assembly (step 1125). In general, the carrier 200 is configured to accept either an individual heat sink assembly (as shown in FIGS. 4A and 4B), or a matrix heat sink assembly 310 containing a number of heat sinks 110 (as shown in FIGS. 9A and 9B) in order to align and install heat sinks 110 of either single semiconductor packages, or arrays of packages manufactured in a matrix configuration. The support structure 114 helps to properly align the heat sink 110 during assembly (step 1120) and, accordingly, may be removed (as discussed below) in whole or in part prior to completion of an integrated circuit package. In one preferred embodiment, however, some portions of the support structure 114 remain in the final integrated circuit package and are exposed to the ambient environment. For example, in the embodiment depicted in FIG. 1, portions of the support structure 114 serve as heat dissipation surfaces.
  • [0032]
    Further details of the heat sink 110 of a subassembly shown in FIG. 4B include extending fingers 116 of the support structure 114. As shown in plan view by FIG. 4B, the fingers 116 may be sized and shaped to engage matching wells or recesses 202 in the supporting walls of the carrier 200 (step 1125). Such fingers 116 in whole or in part support the heat sink 110 prior to encapsulation (step 1130) and align the heat sink 110 above the semiconductor die 130.
  • [0033]
    A number of types of heat sinks 110 may be used. FIGS. 4B, 5, 7 and 8 each show a different geometry for a heat sink 110. The heat sink 110 may be sized and configured for use in a specific package arrangement. For example, the heat sink 110 may be sized for incorporation into a package having only a single semiconductor die 130 (see FIG. 1). Alternatively, several heat sinks 110 may be arranged in a matrix configuration 300 to accommodate the assembly of several packages at once. Such a matrix configuration 300 is selected to allow each heat sink 110 of the matrix to be aligned with the corresponding semiconductor die 130 and an underlying matrix package substrate 100. Although a 23 and a 33 matrix of heat sinks 110 within each matrix heat sink assembly 310 are shown in FIGS. 9A and 9B, a number of matrix combinations and configurations are acceptable. FIG. 9A shows a 33 matrix of heat sinks 110, wherein each heat sink 110 has a geometry similar to that of an embodiment shown in FIGS. 4A, 5 and 6. FIG. 9B shows a 23 matrix of heat sinks 110, wherein each heat sink 110 has a geometry similar to that of an embodiment shown in FIG. 4B.
  • [0034]
    In one embodiment, the heat sink 110 has a raised portion 112 protruding above a primary plane of the heat sink 110. As shown in FIG. 10, an exposed surface of the raised portion 112 may be plated with nickel 116, and functions as a heat dissipation interface with the ambient environment. The nickel plating 116 protects the heat sink 110 during environmental testing by resisting oxidation of certain heat sink materials, such as copper. The raised portion 112 can be formed by removing the surrounding portion of the upper surface of the heat sink 110, for example, by etching. In a preferred embodiment, the heat sink 110 is also oxide coated to enhance the adhesion between the encapsulant material 140 and the heat sink 110. The oxide coating may be achieved or applied by chemical reaction.
  • [0035]
    The adaptor assembly 120 shown in FIGS. 1 and 2 provides a thermal path between the semiconductor die 130 and the heat sink 110. Such an adaptor assembly 120 includes an adaptor element 122 made of a thermally conductive material (e.g., alumina (Al2O3), aluminum nitride, beryllium oxide (BeO), ceramic material, copper, diamond compound, or metal) appropriate for heat transfer between the semiconductor die 130 and the heat sink 110. In one embodiment, the adaptor element 122 is shaped as a right rectangular solid, such that its upper and lower faces have dimensions similar to the upper face of the semiconductor die 130.
  • [0036]
    One dimension of the adaptor element 122 may be selected to match the area of the upper surface of the semiconductor die 130. The thickness of the adaptor element 122 may also be selected to accommodate size variations of the semiconductor die 130 and the heat sink 110. By reducing the distance between the semiconductor die 130 and the externally exposed heat sink 110, the adaptor assembly 120 reduces the thermal resistance of the die-to-sink interface.
  • [0037]
    In a preferred embodiment, the distance from the upper surface of the semiconductor die 130 to the adaptor element 122 is minimized to reduce the thermal resistance between the semiconductor die 130 and the heat sink 110. However, to avoid imparting stress to the semiconductor die 130, the adaptor element 122 does not directly contact the semiconductor 130 surface. In a preferred embodiment, the distance between the adaptor element 122 and the semiconductor 130 surface is about five (5) mils or less.
  • [0038]
    An adhesive layer 119, having both high thermal conductivity and deformability to minimize stress, such as an elastomer, may be used to join the adaptor element 122 to the heat sink 110. In a preferred embodiment, such an adhesive layer 119 is electrically and thermally conductive.
  • [0039]
    The adaptor assembly 120 may also include a polymeric thermal interface 124 between the semiconductor die 130 and the adaptor element 122 to further minimize the thermal resistance of the die-to-sink interface. In a preferred embodiment, the coefficient of polymeric thermal expansion (CTE) of the thermal interface 124 is similar to that of silicon to minimize stress on the semiconductor die 130. In one embodiment, a thermal interface 124 portion of the adaptor assembly 120 may be attached to the heat sink 110 to reduce the distance from the surface of the semiconductor die 130 to the heat sink 110.
  • [0040]
    As shown in FIG. 1, the semiconductor die 130, adaptor assembly 120 and a portion of the heat sink 110 are encapsulated to form an integrated circuit package according to one embodiment of the present invention. The encapsulant 140 may be an epoxy based material applied by, for example, either a liquid molding encapsulation process or a transfer molding technique. In one assembly method embodiment of the invention, the encapsulation step 1130 occurs after the carrier 200 is attached to the substrate 100 (step 1110), and the heat sink 110 is installed in the carrier 200 (step 1125). During such an encapsulation step 1130, the cavity 204 of the carrier 200 is filled with encapsulant 140. Solder balls 106 are then attached to the traces 102 of the substrate 100 using a reflow soldering process. After such encapsulation and ball attachment assembly steps, the integrated circuit packages are removed from the strip and singulated into individual units using a saw singulation or punching technique (step 1135). Upon completion of these assembly steps, the top portion 112 and some portions of the support structure 114 of the heat sink 110 remain exposed to allow heat transfer and dissipation to the ambient environment of the integrated circuit package (see FIG. 1).
  • [0041]
    Although specific embodiments of the present invention have been shown and described, it is to be understood that there are other embodiments which are equivalent to the described embodiments. Accordingly the invention is not to be limited by the specific illustrated embodiments, but only by the scope of the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4323914 *Feb 1, 1979Apr 6, 1982International Business Machines CorporationHeat transfer structure for integrated circuit package
US5596231 *Nov 30, 1994Jan 21, 1997Asat, LimitedHigh power dissipation plastic encapsulated package for integrated circuit die
US5909056 *Jun 3, 1997Jun 1, 1999Lsi Logic CorporationHigh performance heat spreader for flip chip packages
US5940271 *May 2, 1997Aug 17, 1999Lsi Logic CorporationStiffener with integrated heat sink attachment
US6091603 *Sep 30, 1999Jul 18, 2000International Business Machines CorporationCustomizable lid for improved thermal performance of modules using flip chips
US6150193 *May 22, 1998Nov 21, 2000Amkor Technology, Inc.RF shielded device
US6236568 *Dec 22, 1999May 22, 2001Siliconware Precision Industries, Co., Ltd.Heat-dissipating structure for integrated circuit package
US6410981 *Oct 22, 1998Jun 25, 2002Nec CorporationVented semiconductor device package having separate substrate, strengthening ring and cap structures
US6515360 *Feb 2, 2000Feb 4, 2003Mitsubishi Denki Kabushiki KaishaPackaged semiconductor device and manufacturing method thereof
US6734552 *Jul 11, 2001May 11, 2004Asat LimitedEnhanced thermal dissipation integrated circuit package
US6936919 *Aug 21, 2002Aug 30, 2005Texas Instruments IncorporatedHeatsink-substrate-spacer structure for an integrated-circuit package
US7015072 *Mar 18, 2004Mar 21, 2006Asat LimitedMethod of manufacturing an enhanced thermal dissipation integrated circuit package
US20020125564 *Mar 8, 2002Sep 12, 2002Kazutaka ShibataSemiconductor device reinforced by a highly elastic member made of a synthetic resin
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7790512Oct 6, 2008Sep 7, 2010Utac Thai LimitedMolded leadframe substrate semiconductor package
US8013437Sep 4, 2007Sep 6, 2011Utac Thai LimitedPackage with heat transfer
US8063470May 22, 2008Nov 22, 2011Utac Thai LimitedMethod and apparatus for no lead semiconductor package
US8071426Jul 16, 2010Dec 6, 2011Utac Thai LimitedMethod and apparatus for no lead semiconductor package
US8125077Aug 25, 2010Feb 28, 2012Utac Thai LimitedPackage with heat transfer
US8263437 *Sep 5, 2008Sep 11, 2012STATS ChiPAC, Ltd.Semiconductor device and method of forming an IPD over a high-resistivity encapsulant separated from other IPDS and baseband circuit
US8310060Mar 30, 2007Nov 13, 2012Utac Thai LimitedLead frame land grid array
US8338922Mar 16, 2010Dec 25, 2012Utac Thai LimitedMolded leadframe substrate semiconductor package
US8367476Oct 15, 2009Feb 5, 2013Utac Thai LimitedMetallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US8368189Dec 3, 2010Feb 5, 2013Utac Thai LimitedAuxiliary leadframe member for stabilizing the bond wire process
US8431443Jun 8, 2011Apr 30, 2013Utac Thai LimitedMetallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US8460970Dec 14, 2012Jun 11, 2013Utac Thai LimitedLead frame ball grid array with traces under die having interlocking features
US8461694Dec 14, 2012Jun 11, 2013Utac Thai LimitedLead frame ball grid array with traces under die having interlocking features
US8487451Mar 3, 2011Jul 16, 2013Utac Thai LimitedLead frame land grid array with routing connector trace under unit
US8492906Apr 5, 2011Jul 23, 2013Utac Thai LimitedLead frame ball grid array with traces under die
US8569877Oct 15, 2009Oct 29, 2013Utac Thai LimitedMetallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US8575732Mar 10, 2011Nov 5, 2013Utac Thai LimitedLeadframe based multi terminal IC package
US8575762Apr 19, 2007Nov 5, 2013Utac Thai LimitedVery extremely thin semiconductor package
US8652879May 29, 2013Feb 18, 2014Utac Thai LimitedLead frame ball grid array with traces under die
US8685794May 29, 2013Apr 1, 2014Utac Thai LimitedLead frame land grid array with routing connector trace under unit
US8704381Aug 19, 2013Apr 22, 2014Utac Thai LimitedVery extremely thin semiconductor package
US8722461Feb 15, 2013May 13, 2014Utac Thai LimitedLeadframe based multi terminal IC package
US8871571 *Feb 1, 2011Oct 28, 2014Utac Thai LimitedApparatus for and methods of attaching heat slugs to package tops
US9000590Mar 27, 2013Apr 7, 2015Utac Thai LimitedProtruding terminals with internal routing interconnections semiconductor device
US9006034Nov 29, 2012Apr 14, 2015Utac Thai LimitedPost-mold for semiconductor package having exposed traces
US9029198Mar 26, 2013May 12, 2015Utac Thai LimitedMethods of manufacturing semiconductor devices including terminals with internal routing interconnections
US9082607Dec 14, 2007Jul 14, 2015Utac Thai LimitedMolded leadframe substrate semiconductor package
US9093486May 3, 2013Jul 28, 2015Utac Thai LimitedMolded leadframe substrate semiconductor package
US9099294Oct 9, 2009Aug 4, 2015Utac Thai LimitedMolded leadframe substrate semiconductor package
US9099317Mar 19, 2009Aug 4, 2015Utac Thai LimitedMethod for forming lead frame land grid array
US9196470Feb 10, 2009Nov 24, 2015Utac Thai LimitedMolded leadframe substrate semiconductor package
US9269598Aug 7, 2012Feb 23, 2016Stats Chippac, Ltd.Semiconductor device and method of forming an IPD over a high-resistivity encapsulant separated from other IPDS and baseband circuit
US9355940Dec 10, 2012May 31, 2016Utac Thai LimitedAuxiliary leadframe member for stabilizing the bond wire process
US9397031Nov 29, 2012Jul 19, 2016Utac Thai LimitedPost-mold for semiconductor package having exposed traces
US9449900Jul 12, 2010Sep 20, 2016UTAC Headquarters Pte. Ltd.Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow
US9449905Mar 26, 2013Sep 20, 2016Utac Thai LimitedPlated terminals with routing interconnections semiconductor device
US9711343Dec 14, 2007Jul 18, 2017Utac Thai LimitedMolded leadframe substrate semiconductor package
US9761435Sep 4, 2008Sep 12, 2017Utac Thai LimitedFlip chip cavity package
US9805955Nov 9, 2016Oct 31, 2017UTAC Headquarters Pte. Ltd.Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US20100059854 *Sep 5, 2008Mar 11, 2010Stats Chippac, Ltd.Semiconductor Device and Method of Forming an IPD over a High-Resistivity Encapsulant Separated from other IPDS and Baseband Circuit
US20100127363 *Apr 19, 2007May 27, 2010Utac Thai LimitedVery extremely thin semiconductor package
US20110241189 *Feb 1, 2011Oct 6, 2011Utac Thai LimitedApparatus for and methods of attaching heat slugs to package tops
US20140077350 *Sep 12, 2013Mar 20, 2014Sony CorporationSemiconductor device, method for manufacturing semiconductor device, and electronic device
Legal Events
DateCodeEventDescription
May 31, 2006ASAssignment
Owner name: ASAT LIMITED, HONG KONG
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:COMBS, EDWARD G.;PUN, TAI WAI;FAN, CHUN HO;AND OTHERS;REEL/FRAME:017943/0068;SIGNING DATES FROM 20020403 TO 20020415
Oct 29, 2010ASAssignment
Owner name: UTAC HONG KONG LIMITED, HONG KONG
Free format text: CHANGE OF NAME;ASSIGNOR:ASAT LIMITED;REEL/FRAME:025221/0780
Effective date: 20100325