Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20060255474 A1
Publication typeApplication
Application numberUS 11/444,894
Publication dateNov 16, 2006
Filing dateJun 1, 2006
Priority dateMar 10, 2000
Also published asEP1264520A1, EP1264520A4, US8119450, US9312150, US20020014702, US20090227072, US20120013005, US20120049357, US20120217635, US20130113093, WO2001069989A1
Publication number11444894, 444894, US 2006/0255474 A1, US 2006/255474 A1, US 20060255474 A1, US 20060255474A1, US 2006255474 A1, US 2006255474A1, US-A1-20060255474, US-A1-2006255474, US2006/0255474A1, US2006/255474A1, US20060255474 A1, US20060255474A1, US2006255474 A1, US2006255474A1
InventorsNazir Ahmad, Young-Do Kweon, Samuel Tam, Kyung-Moon Kim, Rajendra Pendse
Original AssigneeChippac, Inc
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Packaging structure and method
US 20060255474 A1
Abstract
A method for forming metallurgical interconnections and polymer adhesion of a flip chip to a substrate includes providing a chip having a set of bumps formed on a bump side thereof and a substrate having a set of interconnect points on a metallization thereon, providing a measured quantity of a polymer adhesive in a middle region of the chip on the bump side, aligning the chip with the substrate so that the set of bumps aligns with the set of interconnect points, pressing the chip and the substrate toward one another so that a portion of the polymer adhesive contacts the substrate and the bumps contact the interconnect points, and heating the bumps to a temperature sufficiently high to form a metallurgical connection between the bumps and the interconnect points. Also, a flip chip package is made by the method. In some embodiments the metallurgical connection includes an alloy of gold and tin at the interface between the bumps and the interconnect points.
Images(2)
Previous page
Next page
Claims(17)
1. A method for providing metallurgic connection between a flip chip and a substrate comprises
providing a chip having a set of bumps formed on a bump side thereof;
providing a substrate having a set of interconnect points on a metallization thereon;
providing a measured quantity of a polymer adhesive in a middle region of the chip on the bump side;
aligning the chip with the substrate so that the set of bumps aligns with the set of interconnect points;
pressing the chip and the substrate toward one another so that a portion of the polymer adhesive contacts the substrate and the bumps contact the interconnect points; and
heating the bumps to a temperature sufficiently high to form a metallurgical connection between the bumps and the interconnect points.
2. The method of claim 1 wherein the bumps are stud bumps.
3. The method of claim 1 wherein the bumps comprise gold.
4. The method of claim 1 wherein the bumps are plated with a metal comprising gold.
5. The method of claim 1 wherein the interconnect points comprise tin.
6. The method of claim 5 wherein the interconnect points comprise pure tin.
7. The method of claim 1 wherein the interconnect points comprise a metal plated with a metal comprising gold.
8. The method of claim 1 wherein the bumps are stud bumps comprising Au and the interconnect points comprise Sn, and the heating step raises the temperature of the bumps sufficiently to create an alloy between the Au and the Sn in a bonding phase at the interface.
9. The method of claim 8 wherein the heating step raises the temperature of the bumps sufficiently to create an alloy comprising a 80:20 Au:Sn between in a bonding phase at the interface.
10. The method of claim 1 wherein the heating step raises the die to a temperature greater than about 200 C.
11. The method of claim 1 wherein the heating step raises the die to a temperature about 232 C.
12. The method of claim 1, further comprising underfilling with a polymer.
13. A chip package structure made according to the method of claim 12.
14. A chip package structure comprising
a chip having a bumps formed thereon and a substrate having interconnect points on a metallization thereon, the bumps forming contacts with the interconnect points, wherein an alloy is formed at an interface between the material of each bump and the material of the interconnect in contact with the bump.
15. The chip package structure of claim 14 wherein a cured adhesive polymer is situated in a middle region between the bump surface of the chip and the surface of the substrate.
16. The chip package structure of claim 14 wherein the bump material comprises gold and the interconnect points comprise Sn, and the alloy at the interface comprises a Au/Sn alloy.
17. The chip package structure of claim 16 wherein the alloy at the interface is a 20:80 Sn:Au alloy.
Description
    CROSS REFERENCE TO RELATED APPLICATIONS
  • [0001]
    This application claims priority from U.S. Provisional Application No. 60/188,568, titled “Packaging Structure and Method”, filed Mar. 10, 2000. This application is related to commonly assigned copending U.S. Application Atty. Docket No. 60084-300301 titled “Flip Chip Interconnection Structure” and U.S. Application Atty. Docket No. 60084-300101 titled “Flip Chip-in-Leadframe Package and Method”; both said related applications are being filed on the same date as this application, and are hereby incorporated by reference in their entireties herein.
  • BACKGROUND OF THE INVENTION
  • [0002]
    This invention relates to flip chip packaging and, more particularly, to providing a Au/Sn alloy interconnection between a chip and a substrate.
  • [0003]
    Conventional methods for interconnecting a flip chip to a substrate include an Anisotropic Conductive Film (ACF) with Ni or Ni/Au coated polymer particles in which a contact type interconnection is made. Fragments of the polymer film which remain trapped at the interconnection point often lead to poor electrical contact and reduced reliability of the package. Additionally, the polymer film reduces the reliability of the bonding interface during the chip bonding process. Conventional flip chip techniques that use either ACF, Non-Conductive Adhesive (NCA) or Non Conductive Polymer (NCP) also suffer from problems in curing the adhesive on adjacent bonding sites on a substrate during the chip bonding process.
  • [0004]
    What is needed is a flip chip structure and method that provides for metallurgical interconnection between the flip chip and the substrate and that further provides for improved bonding between the chip and the substrate.
  • BRIEF SUMMARY OF THE INVENTION
  • [0005]
    In one general aspect the invention features a method for providing metallurgic connection between a flip chip and a substrate, by providing a chip having a set of bumps formed on a bump side thereof, providing a substrate having a set of interconnect points on a metallization thereon, providing a measured quantity of a polymer adhesive in a middle region of the chip on the bump side, aligning the chip with the substrate so that the set of bumps aligns with the set of interconnect points, pressing the chip and the substrate toward one another so that a portion of the polymer adhesive contacts the substrate and the bumps contact the interconnect points, and heating the bumps to a temperature sufficiently high to form a metallurgical connection between the bumps and the interconnect points.
  • [0006]
    In some embodiments the bumps are stud bumps, and are formed of gold; and the interconnect points include spots of tin, preferably pure tin, on the metallization. In other embodiments the bumps are formed of a metal such as, for example, copper plated with Au or with Ni/Au or electroless Ni/Au; and the interconnect points also may include such materials. In embodiments in which the stud bumps are made of Au and the interconnect points are spots of Sn, the heating step raises the temperature of the bumps sufficiently to create an alloy between the Au and the Sn in a bonding phase at the interface; in preferred embodiments the bonding phase comprises a 80:20 Au:Sn alloy. For such an alloy the bumps may be sufficiently heated by heating the die to a temperature greater than about 200 C., preferably about 232 C.
  • [0007]
    In some embodiments the method further includes underfilling with a polymer.
  • [0008]
    In another general aspect the invention features a chip package structure made according to the method.
  • [0009]
    In another general aspect the invention features a chip package structure including a chip having a bumps formed thereon and a substrate having interconnect points on a metallization thereon, the bumps forming contacts with the interconnect points, in which an alloy is formed at an interface between the material of each bump and the material of the interconnect in contact with the bump.
  • [0010]
    In some embodiments a cured adhesive polymer is situated in a middle region between the bump surface of the chip and the surface of the substrate.
  • [0011]
    In some embodiments the bump material is gold or is a metal such as copper plated with gold or with Ni/Au or with electroless Ni/Au; and the interconnect points also include such materials. In some embodiments the alloy at the interface is an alloy of Au and Sn, and preferably the alloy is a 20:80 Sn:Au alloy.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0012]
    FIGS. 1A and 1B are diagrammatic sketches in a sectional view showing an illustrative embodiment of stages according to the invention for making a packaging structure according to the invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0013]
    A description of an exemplary embodiment of the invention follows. Using the disclosure herein, substantially conventional apparatus can be modified for use in the process of the invention.
  • [0014]
    With reference to the Figs., there are shown in FIG. 1A a chip and a substrate in alignment prior to forming the interconnect according to the invention, and in FIG. 1B a completed interconnect. The flip chip configuration, shown generally at 10, includes a plurality of bumps, e.g. 14, formed on the chip 12, the bumps preferably being gold (Au) stud bumps. The corresponding interconnection points, on a standard substrate 16 metallization are provided with a plurality of preferably pure tin (Sn) spots 18. A central area 20 of the chip on a bump side 22 further includes a spot of adhesive 24 small enough that it does not spread to the gold studs and the interconnection area during a subsequent bonding process. As the chip is connected to the substrate in the flip chip format, the adhesive holds the chip to the substrate and the ends of the stud bumps 14 react with the pure tin spots 18 on the substrate to make metallurgical interconnections 26.
  • [0015]
    A substrate strip populated with a row or an array of chips assembled in this manner can be molded using simple tooling, readily adapted from conventional equipment. The molding preferably provides die underfilling and molding compound along the perimeters of the die simultaneously. Solder balls can then be attached and the completed chips can be singularized by, for example, sawing the substrate.
  • [0016]
    The flip chip is aligned with the substrate in such a manner that the gold stud bumps on the chip align with the tin spots on the substrate. After alignment and contact between the Sn spots and the Au stud bumps, the die is heated to a temperature and for a time sufficient to give a metallurgical reaction at the interface between the bumps and the spots, preferably in excess of about 200 C. For an Au—Sn junction, a suitable temperature the temperature is about 232 C., and a suitable time is 1-2 seconds. At this temperature, the Sn spots melt and the temperature at the bonding interface increases significantly, thereby dissolving some Au from both a metallization layer on the substrate and the stud bumps to create a bonding phase at the interface between the Sn spots and the Au stud bumps. Preferably a 80%:20% Au:Sn alloy composition is formed at the interface. Such an alloy provides both reliable electrical contact and advantageous mechanical properties.
  • [0017]
    As the Sn/Au interconnection is made the adhesive spot cures to hold the die in space. A subsequent underfilling process of the structure is thereby facilitated as the center region of the chip is already filled with the adhesive polymer. Overmolding fills the remaining space under the die and the space between the chips, resulting in a robust structure.
  • [0018]
    An alternative embodiment provides for direct contact between the gold stud bumps and a standard metallization on the substrate. A metallization bond able to withstand the stresses of subsequent processing is thereby formed as there is no interposing polymer at the bonding interface during the chip bonding process.
  • [0019]
    To achieve wafer scale packaging, a wafer having stud bumps thereon is placed face up on a heating stage. Substrate pieces, inspected and singulated, with appropriate amounts of adhesive are then picked, aligned, placed and bonded to wafer sites applying conventional process conditions of temperature and pressure. Ultrasonic scrubbing may be employed to clean the substrate site before thermal compression bonding. The disclosed process provides for little waste of substrate material as only particular rejected sites will be discarded, rather than the entire substrate strip. Additionally, it is not necessary to bond to the rejected dies on the wafer. After fully populating the wafer, the wafer is molded for underfilling and interchip space filling. Dicing the wafer then follows the molding and solder ball mounting steps to singulate the dies.
  • [0020]
    In alternative embodiments the stud bumps include Cu plated with Ni and Au, plated Au or electroless Ni/Au, and these materials may be also provided on the bonding sites of the substrate. With the advances in Cu terminal metallurgy, the bonding sites may be finished with Ni and heavy soft Au, thereby providing for interconnections between the wafer and substrate I/Os either by thermal compression bonding utilizing Au or by fusion at low temperatures utilizing Sn like metals to form suitable bonding phases. Once metallurgical contacts are formed, the structure is underfilled and transfer molded simultaneously.
  • [0021]
    Other embodiments are within the following claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4208005 *Feb 6, 1979Jun 17, 1980Hitachi, Ltd.Method for mounting parts on circuit boards
US4875617 *Jul 14, 1988Oct 24, 1989Citowsky Elya LGold-tin eutectic lead bonding method and structure
US5210938 *Aug 4, 1992May 18, 1993Rohm Co., Ltd.Method of assembling an electronic part device
US5250469 *May 22, 1991Oct 5, 1993Nippon Mektron, Ltd.IC mounting circuit substrate and process for mounting the IC
US5346857 *Sep 28, 1992Sep 13, 1994Motorola, Inc.Method for forming a flip-chip bond from a gold-tin eutectic
US5386624 *Jul 6, 1993Feb 7, 1995Motorola, Inc.Method for underencapsulating components on circuit supporting substrates
US5421507 *Oct 12, 1993Jun 6, 1995International Business Machines CorporationAu-Sn transient liquid bonding in high performance laminates
US5428996 *Jan 24, 1994Jul 4, 1995Litton Systems, Inc.Hinge assembly for integrated accelerometer
US5508561 *Nov 14, 1994Apr 16, 1996Nec CorporationApparatus for forming a double-bump structure used for flip-chip mounting
US5713508 *Apr 8, 1996Feb 3, 1998International Business Machines CorporationStabilization of conductive adhesive by metallurgical bonding
US5717477 *Jul 22, 1996Feb 10, 1998Optrex Europe GmbhSupport bearing electric conductors having an electronic component with contact warts coated with graphite contacting the conductors and method of contacting
US5801350 *Mar 21, 1996Sep 1, 1998Hitachi, Ltd.Surface reformation method of high polymer material
US5829126 *Apr 26, 1996Nov 3, 1998Matsushita Electric Industrial Co., Ltd.Method of manufacturing probe card
US5865365 *Dec 6, 1996Feb 2, 1999Hitachi, Ltd.Method of fabricating an electronic circuit device
US5869904 *Apr 28, 1998Feb 9, 1999Nec CorporationSemiconductor device having a projecting electrode
US5874780 *Jul 26, 1996Feb 23, 1999Nec CorporationMethod of mounting a semiconductor device to a substrate and a mounted structure
US5892289 *Apr 22, 1997Apr 6, 1999Nec CorporationBare chip mounting structure and manufacturing method therefor
US5931371 *Jan 16, 1997Aug 3, 1999Ford Motor CompanyStandoff controlled interconnection
US5953814 *Feb 27, 1998Sep 21, 1999Delco Electronics Corp.Process for producing flip chip circuit board assembly exhibiting enhanced reliability
US5959362 *Jun 13, 1997Sep 28, 1999Nec CorporationDevice mounting a semiconductor element on a wiring substrate including an adhesive material having first and second adhesive components with different cure characteristics
US5977633 *May 29, 1998Nov 2, 1999Nec CorporationSemiconductor device with metal base substrate having hollows
US6037192 *Jan 22, 1998Mar 14, 2000Nortel Networks CorporationProcess of assembling an integrated circuit and a terminal substrate using solder reflow and adhesive cure
US6130476 *Jun 6, 1995Oct 10, 2000International Business Machines CorporationSemiconductor chip package having chip-to-carrier mechanical/electrical connection formed via solid state diffusion
US6153940 *Nov 10, 1995Nov 28, 2000Fraunhofer Gesellschaft Zur Foerderung Der Angewandten Forschung E.V.Core metal soldering knob flip-chip technology
US6162660 *May 3, 1995Dec 19, 2000International Business Machines CorporationMethod for joining a semiconductor chip to a chip carrier substrate and resulting chip package
US6173887 *Jun 24, 1999Jan 16, 2001International Business Machines CorporationMethod of making electrically conductive contacts on substrates
US6214642 *Nov 4, 1998Apr 10, 2001Institute Of Materials Research And EngineeringArea array stud bump flip chip device and assembly process
US6225144 *Jan 19, 2000May 1, 2001Motorola, Inc.Method and machine for underfilling an assembly to form a semiconductor package
US6326234 *Mar 29, 2000Dec 4, 2001Nec CorporationSemiconductor device and method for manufacturing the same
US6330967 *Mar 13, 1997Dec 18, 2001International Business Machines CorporationProcess to produce a high temperature interconnection
US6337522 *Jun 30, 1998Jan 8, 2002International Business Machines CorporationStructure employing electrically conductive adhesives
US20010045637 *Jan 12, 1999Nov 29, 2001Donald Seton FarquharMethod and apparatus for injection molded flip chip encapsulation
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7344917 *Nov 30, 2005Mar 18, 2008Freescale Semiconductor, Inc.Method for packaging a semiconductor device
US7521797 *Mar 7, 2005Apr 21, 2009Seiko Epson CorporationMethod of manufacturing substrate joint body, substrate joint body and electrooptical device
US8883559Sep 25, 2009Nov 11, 2014Stats Chippac, Ltd.Semiconductor device and method of forming adhesive material to secure semiconductor die to carrier in WLCSP
US9418878Jul 24, 2014Aug 16, 2016STATS ChipPAC Pte. Ltd.Semiconductor device and method of forming adhesive material to secure semiconductor die to carrier in WLCSP
US20050205992 *Mar 7, 2005Sep 22, 2005Tsuyoshi YodaMethod of manufacturing substrate joint body, substrate joint body and electrooptical device
US20070122940 *Nov 30, 2005May 31, 2007Viswanadam GauthamMethod for packaging a semiconductor device
US20110074014 *Sep 25, 2009Mar 31, 2011Stats Chippac, Ltd.Semiconductor Device and Method of Forming Adhesive Material to Secure Semiconductor Die to Carrier in WLCSP