US20070045700A1 - Semiconductor apparatus and manufacturing method thereof - Google Patents
Semiconductor apparatus and manufacturing method thereof Download PDFInfo
- Publication number
- US20070045700A1 US20070045700A1 US11/500,332 US50033206A US2007045700A1 US 20070045700 A1 US20070045700 A1 US 20070045700A1 US 50033206 A US50033206 A US 50033206A US 2007045700 A1 US2007045700 A1 US 2007045700A1
- Authority
- US
- United States
- Prior art keywords
- diffusion layer
- type
- type diffusion
- base region
- concentration base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 182
- 238000004519 manufacturing process Methods 0.000 title claims description 24
- 239000000758 substrate Substances 0.000 claims description 19
- 238000009792 diffusion process Methods 0.000 abstract description 438
- 239000010410 layer Substances 0.000 description 456
- 238000010586 diagram Methods 0.000 description 53
- 230000006378 damage Effects 0.000 description 26
- 230000003071 parasitic effect Effects 0.000 description 26
- 230000015556 catabolic process Effects 0.000 description 17
- 150000002500 ions Chemical class 0.000 description 14
- 239000011229 interlayer Substances 0.000 description 11
- 238000004088 simulation Methods 0.000 description 11
- 239000007943 implant Substances 0.000 description 10
- 238000000034 method Methods 0.000 description 10
- 238000005468 ion implantation Methods 0.000 description 7
- 238000007796 conventional method Methods 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 239000012535 impurity Substances 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 5
- 230000005684 electric field Effects 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 238000007669 thermal treatment Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
Definitions
- the present invention relates to a semiconductor apparatus and a manufacturing method thereof.
- a vertical power MOSFET Metal-Oxide Semiconductor Field Effect Transistor
- a trench gate MOSFET is well known.
- This trench gate MOFSFET includes a gate electrode inside a trench with a channel formed in a vertical direction to a principle surface of a semiconductor substrate. This allows a reduction in cell pitch, and highly integrated semiconductor is achieved, and also a low ON-resistance is achieved.
- the ON-resistance of a power MOSFET should be as small as possible in order to suppress a drop in voltage and increase of heat, for example.
- Destruction resistance of off-state power MOSFET should be as high as possible for a large voltage.
- FIG. 25 is a cross-sectional diagram of a conventional semiconductor apparatus disclosed in U.S. Pat. No. 5,072,266.
- a semiconductor apparatus 800 includes an N type epitaxial layer 902 and a P type base diffusion layer 903 over an N type semiconductor substrate 901 .
- a trench 910 is formed to reach the N type epitaxial layer 902 from the P type base diffusion layer 903 .
- a gate electrode 912 is embedded in the trench 910 via a gate insulating film 911 .
- a N type source diffusion layer 904 is formed near the trench 910 on the P type base diffusion layer 903 .
- a P+ type diffusion layer 905 is formed between the N type source diffusion layer 904 .
- the P+ type diffusion layer 905 reaches the N type epitaxial layer 902 from a surface of the P type base diffusion layer 903 , to a deeper position than the trench 910 .
- the conventional semiconductor apparatus 800 is provided with the P+ type diffusion layer 905 formed deeper than the P+ type diffusion layer 905 so as to improve destruction resistance.
- FIG. 26 is a cross-sectional diagram of the conventional semiconductor apparatus disclosed in Japanese Unexamined Patent Application Publication No. 2005-5655.
- the conventional semiconductor apparatus 900 includes a P+ type diffusion layer 906 below a P type base diffusion layer 903 .
- the P+ type diffusion layer 906 is formed deeper than the trench 910 .
- An N+ type diffusion layer 907 is formed at the bottom of the trench 910 .
- the conventional semiconductor 900 improves destruction resistance by forming the P+ type diffusion layer 906 and the N+ type diffusion layer 907 .
- the semiconductor apparatus 800 shown in FIG. 25 it is necessary to form the P+ type diffusion layer 905 deeper than the trench 910 from the surface of the P type base diffusion layer 903 . So, an intensive thermal diffusion is required during manufacturing process. Intensive thermal diffusion causes other diffusion layers to be deeper and to be wider, thereby increasing the width of the semiconductor apparatus 800 . Deeper diffusion layers increase ON-resistance. Furthermore larger width of a diffusion layer increases an interval between trenches and a size of a cell, which is a unit region, surrounded by the trenches. This influences a chip size of a semiconductor apparatus, and increases a manufacturing cost.
- the conventional semiconductor apparatus 900 shown in FIG. 26 improves destruction resistance by the P+ type diffusion layer 906 formed deeper than the trench 910 and the N+ type diffusion layer 907 formed at a bottom of the trench 910 .
- Destruction resistance could be deteriorated only with the P+ type diffusion layer 906 .
- Electric field can be concentrated to a portion extended to the N type semiconductor substrate 901 side (drain side), as of the P+ type diffusion layer 906 , to deteriorate destruction resistance.
- both the P+ type diffusion layer 906 and the N+ type diffusion layer 907 are required.
- a semiconductor apparatus that comprises a first semiconductor layer of a first conductive type; a low concentration base region of a second conductive type formed on the first semiconductor layer; a gate electrode formed in a trench with insulating film on an inner surface of the trench that is formed to reach the first semiconductor layer from a surface of the low concentration base region; a source region of the first conductive type formed, contacting the insulating film, on the surface of the low concentration base region; a first high concentration base region of the second conductive type formed on the surface of the low concentration base region; and a second high concentration base region of the second conductive type formed to be included inside the low concentration base region, separated from the first high concentration base region, and closer to the first high concentration base region than a depth order of a bottom surface of the trench.
- the first high and the second high concentration base regions are formed inside the low concentration base region, thereby suppressing an operation of a parasitic bipolar transistor and reducing a base resistance of the parasitic bipolar transistor. This achieves a high destruction resistance and a low ON-resistance with a simple configuration, so that manufacturing cost of a semiconductor apparatus is reduced.
- a method of manufacturing a semiconductor apparatus that comprises forming a trench on a surface of a first semiconductor layer of a first conductive type; forming a gate electrode in the trench with an insulating film on an inner surface of the trench; forming a low concentration base region of a second conductive type on the surface of the first semiconductor layer; forming a source region of the first conductive type on a surface of the low concentration base region; forming a first high concentration base region of the second conductive type on the surface of the low concentration base region; and forming a second high concentration base region of the second conductive type to be included in the low concentration base region, separated from the first high concentration base region, and closer to the first high concentration base region than a depth order of a bottom surface of the trench.
- the first and the second high concentration base regions are formed inside the low concentration base region, thereby suppressing an operation of a parasitic bipolar transistor and reducing a base resistance of the parasitic bipolar transistor. This achieves a high destruction resistance and a low ON-resistance with a simple configuration, so that manufacturing cost of a semiconductor apparatus is reduced.
- the present invention provides a semiconductor apparatus that achieves a high destruction resistance and a low ON-resistance with a simple configuration, thereby reducing manufacturing cost.
- FIG. 1 is a plan view showing a configuration of a semiconductor apparatus according to the present invention
- FIG. 2 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to the present invention.
- FIGS. 3A to 3 D are cross-sectional diagrams explaining a manufacturing method of the semiconductor apparatus according to the present invention.
- FIGS. 4A and 4B are cross-sectional diagrams explaining an operation of the semiconductor apparatus according to the present invention.
- FIGS. 5A to 5 C are cross-sectional diagrams showing a configuration of a semiconductor apparatus according to the present invention.
- FIG. 6 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to the present invention.
- FIGS. 7A to 7 C are cross-sectional diagrams showing a configuration of a semiconductor apparatus according to the present invention.
- FIG. 8 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to the present invention.
- FIGS. 9A to 9 D are cross-sectional diagrams showing a configuration of a semiconductor apparatus according to the present invention.
- FIG. 10 is a plan view showing a configuration of a semiconductor apparatus according to the present invention.
- FIG. 11A is a cross-sectional diagram taken along the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIG. 11B is a cross-sectional diagram taken along the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 12A, 12C and 12 E are cross-sectional diagrams taken along the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 12B, 12D and 12 F are cross-sectional diagrams taken along the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 13A, 13C , 13 E and 13 G are cross-sectional diagrams taken along the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 13B, 13D , 13 F and 13 H are cross-sectional diagrams taken along the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIG. 14A is a cross-sectional diagram taken along the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIG. 14B is a cross-sectional diagram taken along the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 15A, 15C and 15 E are cross-sectional diagrams taken along the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 15B, 15D and 15 F are cross-sectional diagrams taken along the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 16A, 16C , 16 E and 16 G are cross-sectional diagrams taken along the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 16B, 16D , 16 F and 16 H are cross-sectional diagrams taken along the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIG. 17A is a cross-sectional diagram taken along with the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIG. 17B is a cross-sectional diagram taken along with the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 18A, 18C and 18 E are cross-sectional diagrams taken along with the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 18B, 18D and 18 F are cross-sectional diagrams taken along with the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 19A, 19C , 19 E and 19 G are cross-sectional diagrams taken along with the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 19B, 19D , 19 F and 19 H are cross-sectional diagrams taken along with the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 20A, 20C , 20 E and 20 G are cross-sectional diagrams taken along with the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 20B, 20D , 20 F and 20 H are cross-sectional diagrams taken along with the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 21A, 21C , 21 E and 21 G are cross-sectional diagrams taken along with the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 21B, 21D , 21 F and 21 H are cross-sectional diagrams taken along with the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 22A, 22C , 22 E and 22 G are cross-sectional diagrams taken along with the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 22B, 22D , 22 F and 22 H are cross-sectional diagrams taken along with the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 23A, 23C , 23 E and 23 G are cross-sectional diagrams taken along with the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 23B, 23D , 23 F and 23 H are cross-sectional diagrams taken along with the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 24A, 24C , 24 E and 24 G are cross-sectional diagrams taken along with the line B-B in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIGS. 24B, 24D , 24 F and 24 H are cross-sectional diagrams taken along with the line C-C in FIG. 10 showing a configuration of a semiconductor apparatus according to the present invention
- FIG. 25 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to a conventional technique
- FIG. 26 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to a conventional technique
- FIGS. 27A and 27B are cross-sectional diagrams showing a simulation result at a breakdown of a semiconductor apparatus without a second P+ type diffusion layer according to the present invention.
- FIGS. 28A and 28B are cross-sectional diagrams showing a simulation result at a breakdown of a semiconductor apparatus according to the present invention.
- FIGS. 29A and 29B are cross-sectional diagrams showing a simulation result of a leakage current in a semiconductor apparatus without a second P+ type diffusion layer according to the present invention.
- FIGS. 30A and 30B are cross-sectional diagrams showing a simulation result of a leakage current in a semiconductor apparatus according to the present invention.
- the semiconductor apparatus of this embodiment relates to a trench gate MOSFET comprised of rectangular cells.
- the trench gate MOSFET includes a first P+ type diffusion layer in an upper portion of the P type base diffusion layer, and a second P+ type diffusion layer in a lower portion of the P type base diffusion layer.
- a configuration of the semiconductor apparatus of this embodiment is described hereinafter with reference to FIGS. 1 and 2 .
- a semiconductor apparatus 100 is a vertical power MOSFET for high pressure.
- the semiconductor apparatus 100 is a trench gate MOSFET.
- FIG. 1 is a plan view of the semiconductor apparatus 100 .
- FIG. 2 is a cross-sectional diagram taken along the line A-A of FIG. 1 .
- an interlayer dielectric 113 and a source electrode 114 are not shown.
- the semiconductor apparatus 100 includes a plurality of rectangular unit cells (rectangular cells) 10 . Each of the unit cell is placed separated from each other.
- the unit cell 10 includes an N type source diffusion layer 104 formed around the unit cell 10 , and a P+ type diffusion layer 105 formed on a center of the unit cell 10 .
- a gate electrode 112 is placed in a region between the respective cells 10 .
- the semiconductor apparatus 100 includes an N type semiconductor substrate 101 .
- the N type semiconductor substrate 101 is an N type high concentration semiconductor substrate.
- the semiconductor substrate is formed of silicon substrate, for example.
- an N ⁇ type epitaxial layer 102 is formed.
- the N ⁇ type epitaxial layer 102 is an N type low concentration semiconductor layer of its impurity concentration is lower than the N type semiconductor substrate 101 .
- the N ⁇ type epitaxial layer 102 and the N type semiconductor substrate 101 form a first N type semiconductor layer.
- the N ⁇ type epitaxial layer 102 operates as a drain of a MOSFET.
- a P type base diffusion layer 103 is formed on the N ⁇ type epitaxial layer 102 .
- the P type base diffusion layer 103 is a P type low concentration semiconductor region (low density base region). Further, while MOSFET is operating, a channel is formed near the gate electrode 112 , and the P type base diffusion layer 103 is to include the channel region (region where the channel is formed).
- the N type source diffusion layer 104 is formed in a region near the gate electrode 112 on the P type base diffusion layer 103 .
- the region near the gate electrode 112 contacts a gate oxide film and has a specified width.
- the N type source diffusion layer 104 is an N type high concentration semiconductor region (source region).
- the N type source diffusion layer 104 acts as a source of MOSFET.
- the first P+ type diffusion layer 105 is formed between N type source diffusion layer 104 on the P type base diffusion layer.
- the N type source diffusion layer 104 is not formed in the region where the first P+ type diffusion layer 105 is formed.
- the first P+ type diffusion layer 105 is P type high concentration semiconductor region (a first high concentration base region).
- the first P+ type diffusion layer 105 acts as a base contact region of MOSFET.
- a second P+ type diffusion layer 106 is formed at the bottom of the P type base diffusion layer 103 .
- the second P+ type diffusion layer 106 is located in a region inside the P type base diffusion layer 103 .
- the second P+ type diffusion layer 106 is formed separated from the first P+ type diffusion layer 105 .
- the second P+ type diffusion layer 106 is formed deeper than the first P+ type diffusion layer 105 and shallower than the bottom of the trench 110 .
- the second P+ type diffusion layer 106 is formed straight below the first P+ type diffusion layer 105 .
- the second P+ type diffusion layer 106 is P type high concentration semiconductor region (a second high concentration base region) as with the first P+ type diffusion layer.
- widths of the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are almost the same. Further, the second P+ type diffusion layer 106 is located straight below the first P+ type diffusion layer 105 . The second P+ type diffusion layer 106 prevents an avalanche current from flowing to operate parasitic bipolar transistor, which is described later in detail. The second P+ type diffusion layer 106 also reduces a base resistance of the parasitic bipolar transistor.
- the trench 110 is formed over the N type semiconductor substrate 101 .
- the trench 110 penetrates the N type source diffusion layer 104 and the P type base diffusion layer 103 from the surface of the N type source diffusion layer 104 and the P type base diffusion layer 103 to reach the N ⁇ type epitaxial layer 102 .
- a gate oxide film (gate insulating film) 111 is formed to cover the inner surface of the trench 110 .
- the gate electrode 112 is embedded into the trench 110 .
- the gate electrode 112 is formed by polysilicon, for example.
- the trench 110 is filled with the polysilicon to its opening.
- the interlayer dielectric 113 is formed on the gate electrode 112 .
- the interlayer dielectric 113 is formed to cover the opening of the trench 110 and a part of the N type source diffusion layer 104 .
- the interlayer dielectric 113 includes a contact hole, which is not shown, that pulls the gate electrode 112 to outside.
- the source electrode 114 is formed on the N type source diffusion layer 104 , the first P+ type diffusion layer 105 , and the interlayer dielectric 113 .
- the source electrode 114 is electrically connected with the N type source diffusion layer 104 via a contact hole formed on the surface of the N type source diffusion layer 104 .
- a drain electrode 115 is formed over an entire surface of the bottom of the N type semiconductor substrate 101 .
- the drain electrode 115 is formed on the opposite surface (backside) of a semiconductor apparatus to the front surface where the trench 110 is formed. This backside is an opposite surface to a surface where the source electrode 114 is formed.
- FIG. 3A A method of manufacturing a semiconductor apparatus of this embodiment is described hereinafter in detail with reference to FIGS. 3A to 3 D.
- the N ⁇ type epitaxial layer 102 is formed on the N type semiconductor substrate 101 .
- selectively perform plasma silicon etching on the surface of the N ⁇ type epitaxial layer 102 using photolithography method to form the trench 110 .
- the gate oxide film 111 using thermal oxidation method on the inner surface of the trench 110 .
- boron is implanted by ion implantation from the surface of the N ⁇ type epitaxial layer 102 , then heat treatment is performed to form the P type base diffusion layer 103 . Then form a resist mask using photolithography method, implant arsenic by ion implantation to a portion adjacent to the trench 110 , and perform heat treatment. This is how the N type source diffusion layer 104 is formed.
- FIG. 3C form a resist mask using photolithography method, implant boron twice by ion implantation to a center part of a cell, and perform heat treatment. This is how the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 .
- the position (depth) where the second P+ type diffusion layer 106 is formed depending on an amount of energy to implant ion. Higher the energy to implant, deeper the ion is implanted, and deeper the second P+ type diffusion layer 106 is formed.
- the amount of energy to implant so as to form the second P+ type diffusion layer 106 needs to be determined in a way that the second P+ type diffusion layer 106 is separated from the first P+ type diffusion layer 105 and is formed inside the P type base diffusion layer 103 .
- first P+ type diffusion layer 105 a short range ion implantation is performed, and to form the second P+ type diffusion layer 106 , a longer range ion implantation is performed.
- an energy to form the first P+ type diffusion layer 105 is low, approximately 30 keV.
- an energy to form the second P+ type diffusion layer 106 is high, approximately 300 keV.
- impurity concentration of the second P+ type diffusion layer 106 should be adjusted according to an amount of ion dose to be implanted. The more the amount of dose, the higher the impurity concentration of the second P+ type diffusion layer 106 . High impurity concentration causes an electric field in the portion to be higher and a resistance value to be lower. Therefore, higher dose amount better suppresses a breakdown current to flow in parasitic bipolar transistor and also better reduces a base resistance of the parasitic bipolar transistor. For example the amount of dos to form the second P+ type diffusion layer 106 is more or equal to 1 ⁇ 10 11 atom/cm 2 .
- the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 could be formed using different masks.
- the P+ type diffusion layer is not consecutively formed from the surface of the P type base diffusion layer 103 to a deeper position, but ion is implanted for the second P+ type diffusion layer 106 separately from for the first P+ type diffusion layer 105 .
- the P+ type diffusion layer with higher concentration to the bottom of the P type base diffusion layer 103 . It also eliminates the needs for an intensive heat treatment.
- the interlayer dielectric 113 is planar or reticular shape that covers the gate electrode 112 and a part of the N type source diffusion layer 104 . After that, form an aluminum film over an entire surface of the semiconductor substrate and the interlayer dielectric 113 using spatter method. Then pattern the aluminum film using photolithography and dry etching methods to form the source electrode 114 . After that, form the drain electrode 115 on a backside of the N type semiconductor substrate 101 using spatter method. This is how the semiconductor apparatus 100 is completed.
- the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are formed after the N type source diffusion layer 104 . However they may be formed after forming a contact between the N type source diffusion layer 104 and the source electrode 114 or forming the interlayer dielectric 113 . For example after a contact is formed, implant ion from the contact hole to form the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 . In this case, the contact hole must be expanded by etching it and a part of the N type source diffusion layer 104 must be exposed to form the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 in a way that the N type source diffusion layer 104 contacts with the source electrode 114 .
- FIG. 4A illustrates a current flow while MOSFET is turned on. If a voltage more than or equal to threshold is applied between the gate electrode 112 and the source electrode 114 , a channel region is formed in the P type base diffusion layer 103 near the gate electrode 112 . Then a charge moves from the N type source diffusion layer 104 to the N type semiconductor substrate 101 . The current flows from the drain electrode 115 to the source electrode 114 through near the gate electrode 112 in a direction indicated by arrows 401 .
- the second P+ type diffusion layer 106 is formed separated from the first P+ type diffusion layer 105 . Accordingly regardless the size of the second P+ type diffusion layer 106 , a P+ type diffusion layer can be formed in a region avoiding the channel region (threshold of MOSFET). Therefore, providing the second P+ type diffusion layer 106 does not influence a characteristic at a normal operation such as threshold of MOSFET. This indicates that the ON-resistance of the semiconductor apparatus 100 is as low as a semiconductor apparatus without the second P+ type diffusion layer 106 .
- FIG. 4B illustrates a current flow while MOSFET is turned off and a breakdown has been occurred. Specifically it illustrates a flow of an avalanche current.
- FIG. 4B shows a current flow by switching L load, for example. A counter-electromotive voltage is generated by switching L load, and if it exceeds a withstand pressure of MOSFET, an avalanche current is generated. At this time a potential difference between the avalanche current and a diffusion layer resistance of the P type base diffusion layer 103 is generated, consequently a parasitic bipolar transistor 403 attempts to operate that is parasitized on the N type source diffusion layer 104 , the P type base diffusion layer 103 , and the N ⁇ type epitaxial layer 102 .
- the avalanche current flows through the second P+ type diffusion layer 106 to a direction indicated by arrows 402 .
- the parasitic bipolar transistor 403 does not operate and thermal destruction by bipolar transistor is not generated, thereby preventing MOSFET from being destroyed and also improving destruction resistance against an avalanche operation in L load.
- FIGS. 27A and 27B illustrate simulation results at a semiconductor apparatus breakdown without the second P+ type diffusion layer 106 .
- FIG. 27A in this case, only a P+ type diffusion layer 905 is formed in a surface of the P type base diffusion layer 903 .
- a counter-electromotive voltage is applied to the semiconductor apparatus to generate an avalanche current, avalanche currents are concentrated to flow near a gate oxide film 911 , as indicated by 501 in FIG. 27B .
- a gate oxide film is fragile to heat at a breakdown, and the semiconductor apparatus can be easily destroyed.
- FIGS. 28A and 28B show simulation results at a breakdown in the semiconductor apparatus of this embodiment.
- the semiconductor apparatus of this embodiment includes the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 as with FIG. 2 . If a counter-electromotive voltage is applied to the semiconductor apparatus to generate an avalanche current, the avalanche current flows through the second P+ type diffusion layer 104 as indicated by 502 in FIG. 28B . Accordingly in the embodiment of this embodiment, current does not flow near a gate oxide film 111 , leading a gate oxide film to strong against destruction at a breakdown, and the semiconductor apparatus is not be destroyed easily.
- FIGS. 29A and 29B show simulation results of a leakage current in a semiconductor apparatus without the second P+ type diffusion layer 106 .
- FIG. 29A only a P+ type diffusion layer 905 is formed on the P type base diffusion layer 903 in this semiconductor apparatus.
- a parasitic bipolar transistor 503 is parasitized near a gate electrode 912 in the P type base diffusion layer 903 .
- a simulation of the leakage current in the semiconductor apparatus in this case is indicated by 504 in FIG. 29B , where leak currents flow from an entire surface of the N type epitaxial layer 902 to the P+ type diffusion layer 905 formed in the surface of the P type base diffusion layer 903 . Density of the lines indicating the leak current 503 corresponds to a current value.
- the density is higher and current is larger in a region under the N type source diffusion layer 904 , as indicated by 505 . Therefore, if a base resistance of the parasitic bipolar transistor 503 is large and the leak currents 504 keep flowing, the parasitic bipolar transistor 503 is easy to be operated. Accordingly a junction between the gate oxide film 911 , the P type base diffusion layer 903 , and the N type epitaxial layer 902 are easy to be destroyed due to heat, meaning that the semiconductor apparatus is fragile.
- FIGS. 30A and 30B show simulation results of leakage current in the semiconductor apparatus of this embodiment.
- the semiconductor apparatus of this embodiment includes the first P+ type diffusion layer 105 and the second P+ diffusion layer 106 as with FIG. 2 .
- a parasitic bipolar transistor 506 is parasitized near the gate electrode 112 in the P type base diffusion layer 103 .
- a simulation of leakage current in this semiconductor apparatus is indicated by 507 in FIG. 30B , where leakage currents flow from an entire surface of the N ⁇ type epitaxial layer 102 to the P+ type diffusion layer 105 formed in the surface of the P type base diffusion layer 103 . Density of the lines indicating the leak current 507 corresponds to a current value.
- the density is lower and current is smaller in a region under the N type source diffusion layer 104 , as indicated by 508 . Therefore, if a base resistance of the parasitic bipolar transistor 506 is small and the leak currents 507 keep flowing, it is difficult for the parasitic bipolar transistor 506 to operate. Accordingly a junction between the gate oxide film 111 , the P type base diffusion layer 103 , and the N- type epitaxial layer 102 are hard to be destroyed by heat, meaning that the semiconductor apparatus is hard to be destroyed.
- the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 have the same width. However the width, thickness, and shapes are not restricted to this but may be different. If the first P+ type diffusion layer 105 is narrower than the second P+ type diffusion layer 106 , a part of the second P+ type diffusion layer 106 resides straight below the first P+ type diffusion layer 105 . If the second P+ type diffusion layer 106 is narrower than the first P+ type diffusion layer 105 , a part of the second P+ type diffusion layer 106 resides straight below the first P+ type diffusion layer 105 . As long as the first P+ type diffusion layer 105 overlaps the second P+ type diffusion layer 106 even over a part of the diffusion layers, an identical effect can be obtained with different width, thickness, and shape.
- FIG. 5A is an example where the second P+ type diffusion layer 106 is wider than the first P+ type diffusion layer 105 .
- FIG. 5B is an example where the first P+ type diffusion layer 105 is wider than the second P+ type diffusion layer 106 .
- FIG. 5C is an example where both of the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are wider than FIG. 2 .
- the first P+ type diffusion layer 105 or the second P+ type diffusion layer 106 is large, it can be formed by implanting ion from a contact hole, for example.
- an end of the P+ type diffusion layer in this case is positioned to a contact hole of the N type source diffusion layer 104 or a side of the interlayer dielectric 113 .
- this embodiment includes P+ type diffusion layers formed to an upper and a bottom parts of a P type base diffusion layer, separated from each other. This helps improve destruction pressure because a breakdown current flows away near parasitic bipolar transistor. Especially with a plurality of P+ type diffusion layers provided inside the P type base diffusion layer, N+ type diffusion layer is not required at the bottom of a trench as opposed to a conventional technique shown in FIG. 26 . Furthermore by a high energy implantation to form the P type diffusion layers separated from each other, other diffusion layers can be formed shallower than a conventional technique because an intensive thermal treatment as in a conventional technique shown in FIG. 25 is not necessary. Therefore, both a low ON-resistance and a high destruction resistance can be achieved with a simple configuration.
- a semiconductor apparatus of a second embodiment is described hereinafter in detail.
- the semiconductor apparatus of this embodiment is a trench gate MOSFET formed by rectangular cells.
- a trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer, and a second P+ type diffusion layer formed in the middle in vertical direction in the P type base diffusion layer.
- FIG. 6 is a cross-sectional diagram taken along the line A-A of FIG. 1 .
- components identical to those in FIG. 2 are denoted by reference numerals identical to those therein.
- a position where the second P+ type diffusion layer 106 is different.
- the second P+ type diffusion layer 106 is formed at almost the middle position in vertical direction in the P type base diffusion layer 103 .
- the position where the second P+ type diffusion layer 106 is anywhere inside the P type base diffusion layer 103 and separated from the first P+ type diffusion layer 105 .
- the first P+ type diffusion layer 105 had almost the same width as the second P+ type diffusion layer 106 .
- a method of manufacturing the semiconductor apparatus of the second embodiment is similar to FIG. 3 .
- the second P+ type diffusion layer 106 is formed almost at the middle position in vertical direction in the P type base diffusion layer 103 by reducing an energy amount for ion implantation than the first embodiment at FIG. 3C .
- the second P+ type diffusion layer 106 lower than the first P+ type diffusion layer 105 , it is possible to further reduce a base resistance of parasitic bipolar transistor that is parasitized as in FIG. 4B .
- a large current keeps flowing after breakdown, secondary breakdown may be generated and the parasitic bipolar transistor will operate in this condition.
- a potential difference between an emitter and a collector of the parasitic bipolar transistor is small, accordingly no large current flows to the parasitic bipolar transistor. Therefore, reducing the base resistance of the parasitic bipolar transistor improves destruction resistance against secondary breakdown.
- FIG. 7A is an example where the second P+ type diffusion layer 106 is wider than the first P+ type diffusion layer 105 .
- FIG. 7B is an example where the first P+ type diffusion layer 105 is wider than the second P+ type diffusion layer 106 .
- FIG. 7C is an example where both of the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are wider than FIG. 6 .
- the first P+ type diffusion layer 105 or the second P+ type diffusion layer 106 having wider width can be formed by implanting ion from a contact hole.
- P+ type diffusion layers are formed in an upper part of the P type base diffusion layer and in the middle in vertical direction in the P type base diffusion layer, separated from each other. This achieves an improvement in destruction resistance and a reduction in manufacturing cost as with the first embodiment. It also reduces a base resistance of parasitic bipolar transistor, thereby improving destruction resistance against secondary breakdown.
- the semiconductor apparatus of this embodiment is a trench gate type MOSFET formed by rectangular cells.
- the trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer, a second P+ type diffusion layer in the middle in vertical direction in the P type base diffusion layer, and a third P+ type diffusion layer in a lower part of the P type base diffusion layer.
- FIG. 8 A configuration of a semiconductor apparatus of this embodiment is described hereinafter in detail with reference to FIG. 8 .
- a plan view of a semiconductor apparatus 100 is identical to FIG. 1 .
- FIG. 8 is a cross-sectional diagram taken along the line A-A of FIG. 1 .
- components identical to those in FIG. 1 are denoted by reference numerals identical to those therein.
- a third P+ type diffusion layer 107 is provided in addition to the configurations of the first and the second embodiments.
- This embodiment is an example of mounting both the second P+ type diffusion layer 106 of the first embodiment and the second P+ type diffusion layer 106 of the second embodiment.
- the second P+ type diffusion layer 106 is formed in almost middle position in vertical direction in the P type base diffusion layer 103 .
- the third P+ type diffusion layer 107 is formed at the bottom of the P type base diffusion layer 103 .
- widths of the first P+ type diffusion layer 105 , the second P+ type diffusion layer 106 , and the third P+ type diffusion layer 107 are almost the same.
- a manufacturing method is similar to FIGS. 3A to 3 D.
- the second P+ type diffusion layer 106 is formed in almost an middle position in vertical direction in the P type base diffusion layer 103 by having the same amount of energy for ion implantation with the first and the second embodiments so as to form the third P+ type diffusion layer 107 at the bottom of the P type base diffusion layer 103 .
- ion is implanted to the first P+ type diffusion layer 105 with a low energy of approximately 30 keV.
- the second P+ type diffusion layer 106 implant ion with a middle energy of approximately 200 keV.
- the third P+ type diffusion layer 107 implant ion with a high energy of approximately 300 keV.
- effects of the first and the second embodiments can be obtained by combining the first and the second embodiment, thereby further improving destruction resistance.
- the first P+ type diffusion layer 105 , the second P+ type diffusion layer 106 , and the third P+ type diffusion layer 107 are not restricted to have the same width but may have different widths. Even with the different widths, an identical effect can be achieved.
- FIG. 9A is an example where the second P+ type diffusion layer 106 is wider than the first P+ type diffusion layer 105 and the third P+ type diffusion layer 107 .
- FIG. 9B is an example where the third P+ type diffusion layer 107 is wider than the first P+ type diffusion layer 106 and the second P+ type diffusion layer 106 .
- FIG. 9C is an example where the second P+ type diffusion layer 105 and the third P+ type diffusion layer 107 are wider than the first P+ type diffusion layer 106 .
- FIG. 9D is an example where all of the first P+ type diffusion layer 105 , the second P+ type diffusion layer 106 , and the third P+ type diffusion layer 107 are wider than FIG. 8 .
- the first P+ type diffusion layer 105 , the second P+ type diffusion layer 106 or the third P+ type diffusion layer 107 having wider widths can be implanted with ion from a contact hole.
- P+ type diffusion layers are formed in an upper part of the P type base diffusion layer, in the middle in vertical direction in the P type base diffusion layer, and in a lower part of the P type base diffusion layer, separated from each other. This facilitates a breakdown current to flow near the P+ type diffusion layer better than the first and the second embodiments. Moreover, base resistance of parasitic bipolar transistor can further be reduced. Accordingly it is possible to increase destruction resistance of avalanche operation and the parasitic bipolar transistor against secondary breakdown.
- a semiconductor apparatus of this embodiment is a trench gate MOSFET of rectangular cell.
- the trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer, and a second P+ type diffusion layer in a lower part of the P type base diffusion layer.
- FIG. 10 is a plan view of the semiconductor apparatus 100 .
- FIG. 11A is a cross-sectional diagram taken along the line B-B of FIG. 10 .
- FIG. 11B is a cross-sectional diagram taken along the line C-C of FIG. 10 .
- the interlayer dielectric 113 and the source electrode are not shown. 114 .
- the semiconductor apparatus 100 includes a plurality of rectangular unit cells 20 .
- Each of the unit cell 20 is formed separated from each other.
- the N type source diffusion layer 104 and the P+ type diffusion layer 105 form the surface of each unit cell 20 .
- the N type source diffusion layer 104 is formed to both ends of respective unit cells 20 .
- the P+ type diffusion layer 105 is formed at the center part of the unit cell 20 .
- two N type source diffusion layers 104 are separated.
- the gate electrode 112 is placed in a region between respective unit cells 20 .
- cross-section configuration of the semiconductor apparatus 100 is basically the same as the first embodiment.
- components identical to those in FIG. 2 are denoted by reference numerals identical to those therein.
- the first P+ type diffusion layer 105 is formed on an entire surface of the P type base diffusion layer 103
- the second P+ type diffusion layer 106 is formed on an entire surface of the bottom of the P type base diffusion layer 103 .
- the N type source diffusion layer 104 is formed on an entire surface of the P type base diffusion layer 103
- the second P+ type diffusion layer 106 is formed on an entire surface of the bottom of the P type base diffusion layer 103 .
- the second P+ type diffusion layer 106 is wider than the first P+ type diffusion layer 105 .
- the second P+ type diffusion layer 106 is formed to an entire surface of the bottom of the P+ type base diffusion layer 103 .
- first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 may have the same or different widths.
- FIGS. 12A and 12B are examples where the first P+ type diffusion layer 105 has the same width as the second P+ type diffusion layer 106 .
- the second P+ type diffusion layer 106 is formed below the first P+ type diffusion layer 105 .
- the second P+ type diffusion layer 106 is not formed below the N type source diffusion layer 104 .
- FIGS. 12C and 12D are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 11A and 11B .
- FIGS. 12E and 12F are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with the FIGS. 12A and 12B .
- FIGS. 13A and 13B are examples where both of the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are narrow having a similar configuration with FIGS. 11A and 11B .
- FIGS. 13C and 13D are examples where both of the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are narrow having a similar configuration with FIGS. 12A and 12B .
- FIGS. 13E and 13F are examples where the first P+ type diffusion layer 106 is narrow having a similar configuration with FIGS. 11A and 11B .
- FIGS. 13G and 13H are examples where the second P+ type diffusion layer 106 is narrow having a similar configuration with FIGS. 12A and 12B .
- a semiconductor apparatus of a fifth embodiment is described hereinafter in detail.
- a semiconductor apparatus of this embodiment is a trench gate MOSFET of rectangular cells.
- the trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer and a second P+ type diffusion layer in the middle in vertical direction in the P type base diffusion layer.
- FIGS. 14A and 14B A configuration of the semiconductor apparatus of this embodiment is described hereinafter with reference to FIGS. 14A and 14B .
- the semiconductor apparatus 100 is an example of cells having different shapes as compared to the semiconductor apparatus of the second embodiment.
- a plan view of the semiconductor apparatus 100 is identical to FIG. 10 .
- FIG. 14A is a cross-sectional diagram taken along the line B-B of FIG. 10 .
- FIG. 14B is a cross-sectional diagram taken along the line C-C of FIG. 10 .
- FIGS. 14A and 14B a cross-section configuration of the semiconductor apparatus 100 is basically the same as the second embodiment.
- components identical to those in FIG. 6 are denoted by reference numerals identical to those therein.
- the first P+ type diffusion layer 105 is formed on an entire surface of the P type base diffusion layer 103
- the second P+ type diffusion layer 106 is formed on an entire surface of approximately the middle part in vertical direction in the P type base diffusion layer 103
- the N type source diffusion layer 104 is formed on an entire surface of the P type base diffusion layer 103
- the second P+ type diffusion layer 106 is formed on an entire surface of the middle part in vertical direction in the P type base diffusion layer 103 .
- the second P+ type diffusion layer 106 is wider than the first P+ type diffusion layer 105
- the second P+ type diffusion layer 106 is formed on an entire surface of the bottom of the P+ type base diffusion layer 103 .
- a manufacturing method is identical to the second embodiment, thus an explanation is omitted. Furthermore in this embodiment, as with the second embodiment, the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 may be the same or different widths.
- FIGS. 15A and 15B are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 have the same width.
- the second P+ type diffusion layer 106 is formed below the first P+ type diffusion layer 105 .
- the second P+ type diffusion layer 106 is not formed below the N type source diffusion layer 104 .
- FIGS. 15C and 15D are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 14A and 14B .
- FIGS. 15E and 15F are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 15A and 15B .
- FIGS. 16A and 16B are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 14A and 14B .
- FIGS. 16C and 16D are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 15A and 15B .
- FIGS. 16E and 16F are examples where the second P+ type diffusion layer 106 is narrow having a similar configuration with FIGS. 14A and 14B .
- FIGS. 16G and 16H are examples where the second P+ type diffusion layer 106 is narrow having a similar configuration with FIGS. 15A and 15B .
- P+ type diffusion layers are formed in an upper part of the P type base diffusion layer and in the middle in vertical direction in the P type base diffusion layer. This improves destruction resistance against secondary breakdown as with the second embodiment.
- the semiconductor apparatus of this embodiment is a trench gate MOSFET of rectangular cells.
- the trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer, a second P+ type diffusion layer in the middle in vertical direction in the P type base diffusion layer, and a third P+ type diffusion layer in a lower part of the P type base diffusion layer.
- FIGS. 17A and 17B A configuration of a semiconductor apparatus of this embodiment is described hereinafter in detail with reference to FIGS. 17A and 17B .
- the semiconductor apparatus 100 is an example of cells having different shapes as compared to the semiconductor apparatus of the third embodiment.
- a plan view of the semiconductor apparatus 100 is identical to FIG. 10 .
- FIG. 17A is a cross-sectional diagram taken along the line B-B of FIG. 10 .
- FIG. 17B is a cross-sectional diagram taken along the line C-C of FIG. 10 .
- FIGS. 17A and 17B a cross-section configuration of the semiconductor apparatus 100 is basically identical to the third embodiment.
- components identical to those in FIG. 8 are denoted by reference numerals identical to those therein.
- the first P+ type diffusion layer 105 is formed on an entire surface of the P type base diffusion layer 103
- the second P+ type diffusion layer 106 is formed on an entire surface of approximately the middle part in vertical direction in the P type base diffusion layer 103
- the third P+ type diffusion layer 107 is formed on an entire surface of the bottom of the P type diffusion layer 103 .
- the N type source diffusion layer 104 is formed on an entire surface of the P type base diffusion layer 103
- the second P+ type diffusion layer 106 is formed on an entire surface of the approximately middle part in vertical direction in the P type base diffusion layer 103
- the third P+ type diffusion layer 107 is formed on an entire surface of the bottom of the P type base diffusion layer 103 .
- the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 have almost the same width and wider than the first P+ type diffusion layer 105 .
- the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are formed on an entire surface of the middle and the bottom of the P+ type base diffusion layer 103 .
- a manufacturing method is identical to the third embodiment and thus an explanation is omitted.
- the first P+ type diffusion layer 105 , the second P+ type diffusion layer 106 , and the third P+ type diffusion layer 107 may have the same width or different widths as with the third embodiment.
- FIGS. 18A and 18B are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 have the same width, the third P+ type diffusion layer 107 is wider than the first P+ type diffusion layer 105 and the P+ type diffusion layer 106 . Further, the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are formed to an entire surface below the P+ type base diffusion layer 103 .
- FIGS. 18C and 18D are examples where the first P+ type diffusion layer 105 and the third P+ type diffusion layer 107 have the same width, the second P+ type diffusion layer 106 is wider than the first P+ type diffusion layer 105 and the third P+ type diffusion layer 107 .
- FIGS. 18E and 18F are examples where the first P+ type diffusion layer 105 , the second P+ type diffusion layer 106 , and the third P+ type diffusion layer 107 have the same width, and a P+ type diffusion layer is not formed blow the N type source diffusion layer 104 .
- FIGS. 19A and 19B are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 17A and 17B .
- FIGS. 19C and 19D are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 18A and 18B .
- FIGS. 19E and 19F are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 18C and 18D .
- FIGS. 19G and 19H are examples where the first P+ type diffusion layer 105 is narrow having a similar configuration with FIGS. 18E and 18F .
- FIGS. 20A and 20B are examples where the second P+ type diffusion layer 106 is narrow having a similar configuration with FIGS. 17A and 17B .
- FIGS. 20C and 20D are examples where the second P+ type diffusion layer 106 is narrow having a similar configuration with FIGS. 18A and 18B .
- FIGS. 20E and 20F are examples where the second P+ type diffusion layer 106 is narrow having a similar configuration with FIGS. 18C and 18D .
- FIGS. 20G and 20H are examples where the second P+ type diffusion layer 106 is narrow having a similar configuration with FIGS. 18E and 18F .
- FIGS. 21A and 21B are examples where the third P+ type diffusion layer 107 is narrow having a similar configuration with FIGS. 17A and 17B .
- FIGS. 21C and 21D are examples where the third P+ type diffusion layer 107 is narrow having a similar configuration with FIGS. 18A and 18B .
- FIGS. 21E and 21F are examples where the third P+ type diffusion layer 107 is narrow having a similar configuration with FIGS. 18C and 18D .
- FIGS. 21G and 21H are examples where the third P+ type diffusion layer 107 is narrow having a similar configuration with FIGS. 18E and 18F .
- FIGS. 22A and 22B are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are narrow having a similar configuration with FIGS. 17A and 17B .
- FIGS. 22C and 22D are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are narrow having a similar configuration with FIGS. 18A and 18B .
- FIGS. 22E and 22F are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are narrow having a similar configuration with FIGS. 18C and 18D .
- FIGS. 22G and 22H are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 are narrow having a similar configuration with FIGS. 18E and 18F .
- FIGS. 23A and 23B are examples where the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are narrow having a similar configuration with FIGS. 17A and 17B .
- FIGS. 23C and 23D are examples where the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are narrow having a similar configuration with FIGS. 18A and 18B .
- FIGS. 23E and 23F are examples where the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are narrow having a similar configuration with FIGS. 18C and 18D .
- FIGS. 23G and 23H are examples where the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are narrow having a similar configuration with FIGS. 18E and 18F .
- FIGS. 24A and 24B are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are all narrow having a similar configuration with FIGS. 17A and 17B .
- FIGS. 24C and 24D are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are all narrow having a similar configuration with FIGS. 18A and 18B .
- FIGS. 24E and 24F are examples where the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 and the third P+ type diffusion layer 107 are all narrow having a similar configuration with FIGS. 18C and 18D .
- FIGS. 24G and 24H are examples where the first P+ type diffusion layer 105 and the second P+ type diffusion layer 106 and the third P+ type diffusion layer 107 are all narrow having a similar configuration with FIGS. 18E and 18F .
- P+ type diffusion layers are formed in an upper part of the P type base diffusion layer, in the middle in vertical direction in the P type base diffusion layer, and in a lower part of the P type base diffusion layer, separated from each other. This improves destruction resistance of avalanche operation and parasitic bipolar transistor against secondary breakdown as with the third embodiment.
- rectangular and oblong cells are explained as an example for a trench gate MOSFET.
- a cell is not restricted to these but can be other shapes including striped cell.
- P type base diffusion layer separated from each other.
- P+ type diffusion layer may be provided.
- N channel MOSFET N channel MOSFET
- P channel MOSFET P channel MOSFET
Abstract
A semiconductor apparatus according to the present invention includes a P type base diffusion layer on an N type epitaxial layer, a plurality of gate electrodes reaching to the N− epitaxial layer, an N type source diffusion layer in a region near the gate electrodes, a first P+ type diffusion layer in a region where the N type source diffusion layer is not formed, and a second P+ type diffusion layer formed separated from the first P+ type diffusion layer, deeper than the first P+ type diffusion layer, and shallower than a bottom of a trench.
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor apparatus and a manufacturing method thereof.
- 2. Description of Related Art
- A vertical power MOSFET (Metal-Oxide Semiconductor Field Effect Transistor) as a MOSFET for a high pressure is known in the art. As an example of such a power MOSFET, a trench gate MOSFET is well known. This trench gate MOFSFET includes a gate electrode inside a trench with a channel formed in a vertical direction to a principle surface of a semiconductor substrate. This allows a reduction in cell pitch, and highly integrated semiconductor is achieved, and also a low ON-resistance is achieved.
- Besides a strong demand in a reduction of manufacturing cost, a lower ON-resistance and a higher destruction resistance are desired as characteristics of such a power MOSFET. The ON-resistance of a power MOSFET should be as small as possible in order to suppress a drop in voltage and increase of heat, for example. Destruction resistance of off-state power MOSFET should be as high as possible for a large voltage.
- A conventional semiconductor apparatus disclosed in U.S. Pat. No. 5,072,266 is known, for example.
FIG. 25 is a cross-sectional diagram of a conventional semiconductor apparatus disclosed in U.S. Pat. No. 5,072,266. - As shown in
FIG. 25 , asemiconductor apparatus 800 includes an N typeepitaxial layer 902 and a P typebase diffusion layer 903 over an Ntype semiconductor substrate 901. Atrench 910 is formed to reach the N typeepitaxial layer 902 from the P typebase diffusion layer 903. Agate electrode 912 is embedded in thetrench 910 via agate insulating film 911. - A N type
source diffusion layer 904 is formed near thetrench 910 on the P typebase diffusion layer 903. A P+type diffusion layer 905 is formed between the N typesource diffusion layer 904. The P+type diffusion layer 905 reaches the N typeepitaxial layer 902 from a surface of the P typebase diffusion layer 903, to a deeper position than thetrench 910. Theconventional semiconductor apparatus 800 is provided with the P+type diffusion layer 905 formed deeper than the P+type diffusion layer 905 so as to improve destruction resistance. - Another conventional semiconductor apparatus disclosed in Japanese Unexamined Patent Application Publication No. 2005-5655 is known.
FIG. 26 is a cross-sectional diagram of the conventional semiconductor apparatus disclosed in Japanese Unexamined Patent Application Publication No. 2005-5655. - As shown in
FIG. 26 , theconventional semiconductor apparatus 900 includes a P+type diffusion layer 906 below a P typebase diffusion layer 903. The P+type diffusion layer 906 is formed deeper than thetrench 910. An N+type diffusion layer 907 is formed at the bottom of thetrench 910. Theconventional semiconductor 900 improves destruction resistance by forming the P+type diffusion layer 906 and the N+type diffusion layer 907. - However with the
semiconductor apparatus 800 shown inFIG. 25 , it is necessary to form the P+type diffusion layer 905 deeper than thetrench 910 from the surface of the P typebase diffusion layer 903. So, an intensive thermal diffusion is required during manufacturing process. Intensive thermal diffusion causes other diffusion layers to be deeper and to be wider, thereby increasing the width of thesemiconductor apparatus 800. Deeper diffusion layers increase ON-resistance. Furthermore larger width of a diffusion layer increases an interval between trenches and a size of a cell, which is a unit region, surrounded by the trenches. This influences a chip size of a semiconductor apparatus, and increases a manufacturing cost. - The
conventional semiconductor apparatus 900 shown inFIG. 26 improves destruction resistance by the P+type diffusion layer 906 formed deeper than thetrench 910 and the N+type diffusion layer 907 formed at a bottom of thetrench 910. Destruction resistance could be deteriorated only with the P+type diffusion layer 906. Electric field can be concentrated to a portion extended to the Ntype semiconductor substrate 901 side (drain side), as of the P+type diffusion layer 906, to deteriorate destruction resistance. To prevent a concentration of electric field and improve destruction resistance, both the P+type diffusion layer 906 and the N+type diffusion layer 907 are required. - As described in the foregoing, in a conventional semiconductor apparatus, if a P+ type region is formed deeper than a trench from a surface of a P type base layer, size of a cell and manufacturing cost increase. Furthermore without an N+ e layer formed at the bottom of a trench, destruction resistance of a semiconductor apparatus could be deteriorated. Accordingly it has now been discovered that in a conventional technique for realizing a semiconductor device that is a high destruction resistance and a low ON-resistance, there were problems that a configuration of a semiconductor apparatus and a manufacturing method were complicated and the manufacturing cost was increased.
- According to an aspect of the present invention, there is provided a semiconductor apparatus that comprises a first semiconductor layer of a first conductive type; a low concentration base region of a second conductive type formed on the first semiconductor layer; a gate electrode formed in a trench with insulating film on an inner surface of the trench that is formed to reach the first semiconductor layer from a surface of the low concentration base region; a source region of the first conductive type formed, contacting the insulating film, on the surface of the low concentration base region; a first high concentration base region of the second conductive type formed on the surface of the low concentration base region; and a second high concentration base region of the second conductive type formed to be included inside the low concentration base region, separated from the first high concentration base region, and closer to the first high concentration base region than a depth order of a bottom surface of the trench.
- With this semiconductor apparatus, the first high and the second high concentration base regions are formed inside the low concentration base region, thereby suppressing an operation of a parasitic bipolar transistor and reducing a base resistance of the parasitic bipolar transistor. This achieves a high destruction resistance and a low ON-resistance with a simple configuration, so that manufacturing cost of a semiconductor apparatus is reduced.
- According to another aspect of the present invention, there is provided a method of manufacturing a semiconductor apparatus that comprises forming a trench on a surface of a first semiconductor layer of a first conductive type; forming a gate electrode in the trench with an insulating film on an inner surface of the trench; forming a low concentration base region of a second conductive type on the surface of the first semiconductor layer; forming a source region of the first conductive type on a surface of the low concentration base region; forming a first high concentration base region of the second conductive type on the surface of the low concentration base region; and forming a second high concentration base region of the second conductive type to be included in the low concentration base region, separated from the first high concentration base region, and closer to the first high concentration base region than a depth order of a bottom surface of the trench.
- With this manufacturing method, the first and the second high concentration base regions are formed inside the low concentration base region, thereby suppressing an operation of a parasitic bipolar transistor and reducing a base resistance of the parasitic bipolar transistor. This achieves a high destruction resistance and a low ON-resistance with a simple configuration, so that manufacturing cost of a semiconductor apparatus is reduced.
- The present invention provides a semiconductor apparatus that achieves a high destruction resistance and a low ON-resistance with a simple configuration, thereby reducing manufacturing cost.
- The above and other objects, advantages and features of the present invention will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a plan view showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 2 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 3A to 3D are cross-sectional diagrams explaining a manufacturing method of the semiconductor apparatus according to the present invention; -
FIGS. 4A and 4B are cross-sectional diagrams explaining an operation of the semiconductor apparatus according to the present invention; -
FIGS. 5A to 5C are cross-sectional diagrams showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 6 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 7A to 7C are cross-sectional diagrams showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 8 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 9A to 9D are cross-sectional diagrams showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 10 is a plan view showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 11A is a cross-sectional diagram taken along the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 11B is a cross-sectional diagram taken along the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 12A, 12C and 12E are cross-sectional diagrams taken along the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 12B, 12D and 12F are cross-sectional diagrams taken along the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 13A, 13C , 13E and 13G are cross-sectional diagrams taken along the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 13B, 13D , 13F and 13H are cross-sectional diagrams taken along the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 14A is a cross-sectional diagram taken along the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 14B is a cross-sectional diagram taken along the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 15A, 15C and 15E are cross-sectional diagrams taken along the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 15B, 15D and 15F are cross-sectional diagrams taken along the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 16A, 16C , 16E and 16G are cross-sectional diagrams taken along the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 16B, 16D , 16F and 16H are cross-sectional diagrams taken along the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 17A is a cross-sectional diagram taken along with the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 17B is a cross-sectional diagram taken along with the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 18A, 18C and 18E are cross-sectional diagrams taken along with the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 18B, 18D and 18F are cross-sectional diagrams taken along with the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 19A, 19C , 19E and 19G are cross-sectional diagrams taken along with the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 19B, 19D , 19F and 19H are cross-sectional diagrams taken along with the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 20A, 20C , 20E and 20G are cross-sectional diagrams taken along with the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 20B, 20D , 20F and 20H are cross-sectional diagrams taken along with the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 21A, 21C , 21E and 21G are cross-sectional diagrams taken along with the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 21B, 21D , 21F and 21H are cross-sectional diagrams taken along with the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 22A, 22C , 22E and 22G are cross-sectional diagrams taken along with the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 22B, 22D , 22F and 22H are cross-sectional diagrams taken along with the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 23A, 23C , 23E and 23G are cross-sectional diagrams taken along with the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 23B, 23D , 23F and 23H are cross-sectional diagrams taken along with the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 24A, 24C , 24E and 24G are cross-sectional diagrams taken along with the line B-B inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIGS. 24B, 24D , 24F and 24H are cross-sectional diagrams taken along with the line C-C inFIG. 10 showing a configuration of a semiconductor apparatus according to the present invention; -
FIG. 25 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to a conventional technique; -
FIG. 26 is a cross-sectional diagram showing a configuration of a semiconductor apparatus according to a conventional technique; -
FIGS. 27A and 27B are cross-sectional diagrams showing a simulation result at a breakdown of a semiconductor apparatus without a second P+ type diffusion layer according to the present invention; -
FIGS. 28A and 28B are cross-sectional diagrams showing a simulation result at a breakdown of a semiconductor apparatus according to the present invention; -
FIGS. 29A and 29B are cross-sectional diagrams showing a simulation result of a leakage current in a semiconductor apparatus without a second P+ type diffusion layer according to the present invention; and -
FIGS. 30A and 30B are cross-sectional diagrams showing a simulation result of a leakage current in a semiconductor apparatus according to the present invention. - The invention will be now described herein with reference to illustrative embodiments. Those skilled in the art will recognize that many alternative embodiments can be accomplished using the teachings of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purposes.
- A semiconductor apparatus of a first embodiment is explained hereinafter in detail. The semiconductor apparatus of this embodiment relates to a trench gate MOSFET comprised of rectangular cells. The trench gate MOSFET includes a first P+ type diffusion layer in an upper portion of the P type base diffusion layer, and a second P+ type diffusion layer in a lower portion of the P type base diffusion layer.
- A configuration of the semiconductor apparatus of this embodiment is described hereinafter with reference to
FIGS. 1 and 2 . Asemiconductor apparatus 100 is a vertical power MOSFET for high pressure. Thesemiconductor apparatus 100 is a trench gate MOSFET.FIG. 1 is a plan view of thesemiconductor apparatus 100.FIG. 2 is a cross-sectional diagram taken along the line A-A ofFIG. 1 . InFIG. 1 , aninterlayer dielectric 113 and asource electrode 114 are not shown. - As shown in
FIG. 1 , thesemiconductor apparatus 100 includes a plurality of rectangular unit cells (rectangular cells) 10. Each of the unit cell is placed separated from each other. Theunit cell 10 includes an N typesource diffusion layer 104 formed around theunit cell 10, and a P+type diffusion layer 105 formed on a center of theunit cell 10. Agate electrode 112 is placed in a region between therespective cells 10. - As shown in
FIG. 2 , thesemiconductor apparatus 100 includes an Ntype semiconductor substrate 101. The Ntype semiconductor substrate 101 is an N type high concentration semiconductor substrate. The semiconductor substrate is formed of silicon substrate, for example. Over an entire surface of the Ntype semiconductor substrate 101, an N−type epitaxial layer 102 is formed. The N−type epitaxial layer 102 is an N type low concentration semiconductor layer of its impurity concentration is lower than the Ntype semiconductor substrate 101. The N−type epitaxial layer 102 and the Ntype semiconductor substrate 101 form a first N type semiconductor layer. The N−type epitaxial layer 102 operates as a drain of a MOSFET. - A P type
base diffusion layer 103 is formed on the N−type epitaxial layer 102. The P typebase diffusion layer 103 is a P type low concentration semiconductor region (low density base region). Further, while MOSFET is operating, a channel is formed near thegate electrode 112, and the P typebase diffusion layer 103 is to include the channel region (region where the channel is formed). - The N type
source diffusion layer 104 is formed in a region near thegate electrode 112 on the P typebase diffusion layer 103. The region near thegate electrode 112 contacts a gate oxide film and has a specified width. The N typesource diffusion layer 104 is an N type high concentration semiconductor region (source region). The N typesource diffusion layer 104 acts as a source of MOSFET. - The first P+
type diffusion layer 105 is formed between N typesource diffusion layer 104 on the P type base diffusion layer. The N typesource diffusion layer 104 is not formed in the region where the first P+type diffusion layer 105 is formed. The first P+type diffusion layer 105 is P type high concentration semiconductor region (a first high concentration base region). The first P+type diffusion layer 105 acts as a base contact region of MOSFET. - A second P+
type diffusion layer 106 is formed at the bottom of the P typebase diffusion layer 103. The second P+type diffusion layer 106 is located in a region inside the P typebase diffusion layer 103. The second P+type diffusion layer 106 is formed separated from the first P+type diffusion layer 105. The second P+type diffusion layer 106 is formed deeper than the first P+type diffusion layer 105 and shallower than the bottom of thetrench 110. The second P+type diffusion layer 106 is formed straight below the first P+type diffusion layer 105. The second P+type diffusion layer 106 is P type high concentration semiconductor region (a second high concentration base region) as with the first P+ type diffusion layer. In this embodiment, widths of the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are almost the same. Further, the second P+type diffusion layer 106 is located straight below the first P+type diffusion layer 105. The second P+type diffusion layer 106 prevents an avalanche current from flowing to operate parasitic bipolar transistor, which is described later in detail. The second P+type diffusion layer 106 also reduces a base resistance of the parasitic bipolar transistor. - The
trench 110 is formed over the Ntype semiconductor substrate 101. Thetrench 110 penetrates the N typesource diffusion layer 104 and the P typebase diffusion layer 103 from the surface of the N typesource diffusion layer 104 and the P typebase diffusion layer 103 to reach the N−type epitaxial layer 102. A gate oxide film (gate insulating film) 111 is formed to cover the inner surface of thetrench 110. Thegate electrode 112 is embedded into thetrench 110. Thegate electrode 112 is formed by polysilicon, for example. Thetrench 110 is filled with the polysilicon to its opening. - The
interlayer dielectric 113 is formed on thegate electrode 112. Theinterlayer dielectric 113 is formed to cover the opening of thetrench 110 and a part of the N typesource diffusion layer 104. Theinterlayer dielectric 113 includes a contact hole, which is not shown, that pulls thegate electrode 112 to outside. - The
source electrode 114 is formed on the N typesource diffusion layer 104, the first P+type diffusion layer 105, and theinterlayer dielectric 113. Thesource electrode 114 is electrically connected with the N typesource diffusion layer 104 via a contact hole formed on the surface of the N typesource diffusion layer 104. - A
drain electrode 115 is formed over an entire surface of the bottom of the Ntype semiconductor substrate 101. Thedrain electrode 115 is formed on the opposite surface (backside) of a semiconductor apparatus to the front surface where thetrench 110 is formed. This backside is an opposite surface to a surface where thesource electrode 114 is formed. - A method of manufacturing a semiconductor apparatus of this embodiment is described hereinafter in detail with reference to
FIGS. 3A to 3D. Firstly as shown inFIG. 3A , the N−type epitaxial layer 102 is formed on the Ntype semiconductor substrate 101. Then selectively perform plasma silicon etching on the surface of the N−type epitaxial layer 102 using photolithography method to form thetrench 110. Then form thegate oxide film 111 using thermal oxidation method on the inner surface of thetrench 110. After that form a polysilicon on the surface of the N−type epitaxial layer 102 and the inner surface of thetrench 10. Fill high concentration impurity (phosphorus) in this polysilicon and process with high temperature. After the high-temperature process, etch back the polysilicon formed on unnecessary portion to leave the polysilicon only on the inner surface of thetrench 110. This is how thegate electrode 112 is formed. - Next as shown in
FIG. 3B , boron is implanted by ion implantation from the surface of the N−type epitaxial layer 102, then heat treatment is performed to form the P typebase diffusion layer 103. Then form a resist mask using photolithography method, implant arsenic by ion implantation to a portion adjacent to thetrench 110, and perform heat treatment. This is how the N typesource diffusion layer 104 is formed. - After that, as shown in
FIG. 3C , form a resist mask using photolithography method, implant boron twice by ion implantation to a center part of a cell, and perform heat treatment. This is how the first P+type diffusion layer 105 and the second P+type diffusion layer 106. - At this time, adjust the position (depth) where the second P+
type diffusion layer 106 is formed depending on an amount of energy to implant ion. Higher the energy to implant, deeper the ion is implanted, and deeper the second P+type diffusion layer 106 is formed. The amount of energy to implant so as to form the second P+type diffusion layer 106 needs to be determined in a way that the second P+type diffusion layer 106 is separated from the first P+type diffusion layer 105 and is formed inside the P typebase diffusion layer 103. - Specifically, to form the first P+
type diffusion layer 105, a short range ion implantation is performed, and to form the second P+type diffusion layer 106, a longer range ion implantation is performed. For example an energy to form the first P+type diffusion layer 105 is low, approximately 30 keV. On the other hand an energy to form the second P+type diffusion layer 106 is high, approximately 300 keV. - Furthermore, impurity concentration of the second P+
type diffusion layer 106 should be adjusted according to an amount of ion dose to be implanted. The more the amount of dose, the higher the impurity concentration of the second P+type diffusion layer 106. High impurity concentration causes an electric field in the portion to be higher and a resistance value to be lower. Therefore, higher dose amount better suppresses a breakdown current to flow in parasitic bipolar transistor and also better reduces a base resistance of the parasitic bipolar transistor. For example the amount of dos to form the second P+type diffusion layer 106 is more or equal to 1×1011 atom/cm2. The first P+type diffusion layer 105 and the second P+type diffusion layer 106 could be formed using different masks. - In this embodiment, the P+ type diffusion layer is not consecutively formed from the surface of the P type
base diffusion layer 103 to a deeper position, but ion is implanted for the second P+type diffusion layer 106 separately from for the first P+type diffusion layer 105. Thus it is possible to form the P+ type diffusion layer with higher concentration to the bottom of the P typebase diffusion layer 103. It also eliminates the needs for an intensive heat treatment. - Then as shown in
FIG. 3D , form a silicon oxide film using CVD method, pattern the silicon oxide film using photolithography and dry etching methods so as to form theinterlayer dielectric 113. Theinterlayer dielectric 113 is planar or reticular shape that covers thegate electrode 112 and a part of the N typesource diffusion layer 104. After that, form an aluminum film over an entire surface of the semiconductor substrate and theinterlayer dielectric 113 using spatter method. Then pattern the aluminum film using photolithography and dry etching methods to form thesource electrode 114. After that, form thedrain electrode 115 on a backside of the Ntype semiconductor substrate 101 using spatter method. This is how thesemiconductor apparatus 100 is completed. - In this embodiment, the first P+
type diffusion layer 105 and the second P+type diffusion layer 106 are formed after the N typesource diffusion layer 104. However they may be formed after forming a contact between the N typesource diffusion layer 104 and thesource electrode 114 or forming theinterlayer dielectric 113. For example after a contact is formed, implant ion from the contact hole to form the first P+type diffusion layer 105 and the second P+type diffusion layer 106. In this case, the contact hole must be expanded by etching it and a part of the N typesource diffusion layer 104 must be exposed to form the first P+type diffusion layer 105 and the second P+type diffusion layer 106 in a way that the N typesource diffusion layer 104 contacts with thesource electrode 114. - An operation of the semiconductor apparatus of this embodiment is described hereinafter in detail with reference to
FIGS. 4A and 4B .FIG. 4A illustrates a current flow while MOSFET is turned on. If a voltage more than or equal to threshold is applied between thegate electrode 112 and thesource electrode 114, a channel region is formed in the P typebase diffusion layer 103 near thegate electrode 112. Then a charge moves from the N typesource diffusion layer 104 to the Ntype semiconductor substrate 101. The current flows from thedrain electrode 115 to thesource electrode 114 through near thegate electrode 112 in a direction indicated byarrows 401. - In this embodiment, the second P+
type diffusion layer 106 is formed separated from the first P+type diffusion layer 105. Accordingly regardless the size of the second P+type diffusion layer 106, a P+ type diffusion layer can be formed in a region avoiding the channel region (threshold of MOSFET). Therefore, providing the second P+type diffusion layer 106 does not influence a characteristic at a normal operation such as threshold of MOSFET. This indicates that the ON-resistance of thesemiconductor apparatus 100 is as low as a semiconductor apparatus without the second P+type diffusion layer 106. -
FIG. 4B illustrates a current flow while MOSFET is turned off and a breakdown has been occurred. Specifically it illustrates a flow of an avalanche current.FIG. 4B shows a current flow by switching L load, for example. A counter-electromotive voltage is generated by switching L load, and if it exceeds a withstand pressure of MOSFET, an avalanche current is generated. At this time a potential difference between the avalanche current and a diffusion layer resistance of the P typebase diffusion layer 103 is generated, consequently a parasiticbipolar transistor 403 attempts to operate that is parasitized on the N typesource diffusion layer 104, the P typebase diffusion layer 103, and the N−type epitaxial layer 102. However in this embodiment, the avalanche current flows through the second P+type diffusion layer 106 to a direction indicated byarrows 402. This is because that electric field is concentrated to the bottom of the second P+type diffusion layer 106 which is mounted to the bottom of the P typebase diffusion layer 103. Accordingly the parasiticbipolar transistor 403 does not operate and thermal destruction by bipolar transistor is not generated, thereby preventing MOSFET from being destroyed and also improving destruction resistance against an avalanche operation in L load. - Effects of the semiconductor apparatus of this embodiment are explained hereinafter with reference to simulation results shown in
FIGS. 27A to 30B. -
FIGS. 27A and 27B illustrate simulation results at a semiconductor apparatus breakdown without the second P+type diffusion layer 106. As shown inFIG. 27A , in this case, only a P+type diffusion layer 905 is formed in a surface of the P typebase diffusion layer 903. If a counter-electromotive voltage is applied to the semiconductor apparatus to generate an avalanche current, avalanche currents are concentrated to flow near agate oxide film 911, as indicated by 501 inFIG. 27B . Accordingly if the semiconductor apparatus shown inFIG. 2 does not have the second P+type diffusion layer 106, a gate oxide film is fragile to heat at a breakdown, and the semiconductor apparatus can be easily destroyed. -
FIGS. 28A and 28B show simulation results at a breakdown in the semiconductor apparatus of this embodiment. As shown inFIG. 28A , the semiconductor apparatus of this embodiment includes the first P+type diffusion layer 105 and the second P+type diffusion layer 106 as withFIG. 2 . If a counter-electromotive voltage is applied to the semiconductor apparatus to generate an avalanche current, the avalanche current flows through the second P+type diffusion layer 104 as indicated by 502 inFIG. 28B . Accordingly in the embodiment of this embodiment, current does not flow near agate oxide film 111, leading a gate oxide film to strong against destruction at a breakdown, and the semiconductor apparatus is not be destroyed easily. -
FIGS. 29A and 29B show simulation results of a leakage current in a semiconductor apparatus without the second P+type diffusion layer 106. As shown inFIG. 29A , only a P+type diffusion layer 905 is formed on the P typebase diffusion layer 903 in this semiconductor apparatus. A parasiticbipolar transistor 503 is parasitized near agate electrode 912 in the P typebase diffusion layer 903. A simulation of the leakage current in the semiconductor apparatus in this case is indicated by 504 inFIG. 29B , where leak currents flow from an entire surface of the Ntype epitaxial layer 902 to the P+type diffusion layer 905 formed in the surface of the P typebase diffusion layer 903. Density of the lines indicating the leak current 503 corresponds to a current value. The density is higher and current is larger in a region under the N typesource diffusion layer 904, as indicated by 505. Therefore, if a base resistance of the parasiticbipolar transistor 503 is large and theleak currents 504 keep flowing, the parasiticbipolar transistor 503 is easy to be operated. Accordingly a junction between thegate oxide film 911, the P typebase diffusion layer 903, and the Ntype epitaxial layer 902 are easy to be destroyed due to heat, meaning that the semiconductor apparatus is fragile. -
FIGS. 30A and 30B show simulation results of leakage current in the semiconductor apparatus of this embodiment. As shown inFIG. 30A , the semiconductor apparatus of this embodiment includes the first P+type diffusion layer 105 and the secondP+ diffusion layer 106 as withFIG. 2 . A parasiticbipolar transistor 506 is parasitized near thegate electrode 112 in the P typebase diffusion layer 103. A simulation of leakage current in this semiconductor apparatus is indicated by 507 inFIG. 30B , where leakage currents flow from an entire surface of the N−type epitaxial layer 102 to the P+type diffusion layer 105 formed in the surface of the P typebase diffusion layer 103. Density of the lines indicating the leak current 507 corresponds to a current value. The density is lower and current is smaller in a region under the N typesource diffusion layer 104, as indicated by 508. Therefore, if a base resistance of the parasiticbipolar transistor 506 is small and theleak currents 507 keep flowing, it is difficult for the parasiticbipolar transistor 506 to operate. Accordingly a junction between thegate oxide film 111, the P typebase diffusion layer 103, and the N-type epitaxial layer 102 are hard to be destroyed by heat, meaning that the semiconductor apparatus is hard to be destroyed. - In the above example, an example is explained where the first P+
type diffusion layer 105 and the second P+type diffusion layer 106 have the same width. However the width, thickness, and shapes are not restricted to this but may be different. If the first P+type diffusion layer 105 is narrower than the second P+type diffusion layer 106, a part of the second P+type diffusion layer 106 resides straight below the first P+type diffusion layer 105. If the second P+type diffusion layer 106 is narrower than the first P+type diffusion layer 105, a part of the second P+type diffusion layer 106 resides straight below the first P+type diffusion layer 105. As long as the first P+type diffusion layer 105 overlaps the second P+type diffusion layer 106 even over a part of the diffusion layers, an identical effect can be obtained with different width, thickness, and shape. -
FIG. 5A is an example where the second P+type diffusion layer 106 is wider than the first P+type diffusion layer 105.FIG. 5B is an example where the first P+type diffusion layer 105 is wider than the second P+type diffusion layer 106.FIG. 5C is an example where both of the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are wider thanFIG. 2 . If the first P+type diffusion layer 105 or the second P+type diffusion layer 106 is large, it can be formed by implanting ion from a contact hole, for example. To be specific, an end of the P+ type diffusion layer in this case is positioned to a contact hole of the N typesource diffusion layer 104 or a side of theinterlayer dielectric 113. - As described in the foregoing, this embodiment includes P+ type diffusion layers formed to an upper and a bottom parts of a P type base diffusion layer, separated from each other. This helps improve destruction pressure because a breakdown current flows away near parasitic bipolar transistor. Especially with a plurality of P+ type diffusion layers provided inside the P type base diffusion layer, N+ type diffusion layer is not required at the bottom of a trench as opposed to a conventional technique shown in
FIG. 26 . Furthermore by a high energy implantation to form the P type diffusion layers separated from each other, other diffusion layers can be formed shallower than a conventional technique because an intensive thermal treatment as in a conventional technique shown inFIG. 25 is not necessary. Therefore, both a low ON-resistance and a high destruction resistance can be achieved with a simple configuration. - A semiconductor apparatus of a second embodiment is described hereinafter in detail. The semiconductor apparatus of this embodiment is a trench gate MOSFET formed by rectangular cells. A trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer, and a second P+ type diffusion layer formed in the middle in vertical direction in the P type base diffusion layer.
- A configuration of the semiconductor apparatus of this embodiment is described hereinafter in detail with reference to
FIG. 6 . A plan view of asemiconductor apparatus 100 is the same asFIG. 1 .FIG. 6 is a cross-sectional diagram taken along the line A-A ofFIG. 1 . InFIG. 6 , components identical to those inFIG. 2 are denoted by reference numerals identical to those therein. - In this embodiment, as compared to the first embodiment, a position where the second P+
type diffusion layer 106 is different. In this example, the second P+type diffusion layer 106 is formed at almost the middle position in vertical direction in the P typebase diffusion layer 103. The position where the second P+type diffusion layer 106 is anywhere inside the P typebase diffusion layer 103 and separated from the first P+type diffusion layer 105. In this example, the first P+type diffusion layer 105 had almost the same width as the second P+type diffusion layer 106. - A method of manufacturing the semiconductor apparatus of the second embodiment is similar to
FIG. 3 . The second P+type diffusion layer 106 is formed almost at the middle position in vertical direction in the P typebase diffusion layer 103 by reducing an energy amount for ion implantation than the first embodiment atFIG. 3C . For example implant ion to the first P+type diffusion layer 105 by a low energy of approximately 30 keV, and implant ion to the second P+type diffusion layer 106 by the middle energy of approximately 200 keV. Then perform a thermal treatment to form the first P+type diffusion layer 105 and the second P+type diffusion layer 106. - In this embodiment, by locating the second P+
type diffusion layer 106 lower than the first P+type diffusion layer 105, it is possible to further reduce a base resistance of parasitic bipolar transistor that is parasitized as inFIG. 4B . For example if a large current keeps flowing after breakdown, secondary breakdown may be generated and the parasitic bipolar transistor will operate in this condition. However in this embodiment, because of a low base resistance, a potential difference between an emitter and a collector of the parasitic bipolar transistor is small, accordingly no large current flows to the parasitic bipolar transistor. Therefore, reducing the base resistance of the parasitic bipolar transistor improves destruction resistance against secondary breakdown. - Furthermore in this embodiment, an identical effect can be achieved if the first P+
type diffusion layer 105 and the second P+type diffusion layer 106 have different widths, as with the first embodiment. -
FIG. 7A is an example where the second P+type diffusion layer 106 is wider than the first P+type diffusion layer 105.FIG. 7B is an example where the first P+type diffusion layer 105 is wider than the second P+type diffusion layer 106.FIG. 7C is an example where both of the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are wider thanFIG. 6 . In this case, the first P+type diffusion layer 105 or the second P+type diffusion layer 106 having wider width can be formed by implanting ion from a contact hole. - As described in the foregoing, in this embodiment, P+ type diffusion layers are formed in an upper part of the P type base diffusion layer and in the middle in vertical direction in the P type base diffusion layer, separated from each other. This achieves an improvement in destruction resistance and a reduction in manufacturing cost as with the first embodiment. It also reduces a base resistance of parasitic bipolar transistor, thereby improving destruction resistance against secondary breakdown.
- A semiconductor apparatus of a third embodiment is described hereinafter in detail. The semiconductor apparatus of this embodiment is a trench gate type MOSFET formed by rectangular cells. The trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer, a second P+ type diffusion layer in the middle in vertical direction in the P type base diffusion layer, and a third P+ type diffusion layer in a lower part of the P type base diffusion layer.
- A configuration of a semiconductor apparatus of this embodiment is described hereinafter in detail with reference to
FIG. 8 . A plan view of asemiconductor apparatus 100 is identical toFIG. 1 .FIG. 8 is a cross-sectional diagram taken along the line A-A ofFIG. 1 . InFIG. 8 , components identical to those inFIG. 1 are denoted by reference numerals identical to those therein. - In this embodiment, a third P+
type diffusion layer 107 is provided in addition to the configurations of the first and the second embodiments. This embodiment is an example of mounting both the second P+type diffusion layer 106 of the first embodiment and the second P+type diffusion layer 106 of the second embodiment. In this example, the second P+type diffusion layer 106 is formed in almost middle position in vertical direction in the P typebase diffusion layer 103. The third P+type diffusion layer 107 is formed at the bottom of the P typebase diffusion layer 103. In this example, widths of the first P+type diffusion layer 105, the second P+type diffusion layer 106, and the third P+type diffusion layer 107 are almost the same. - A manufacturing method is similar to
FIGS. 3A to 3D. For example atFIG. 3C , the second P+type diffusion layer 106 is formed in almost an middle position in vertical direction in the P typebase diffusion layer 103 by having the same amount of energy for ion implantation with the first and the second embodiments so as to form the third P+type diffusion layer 107 at the bottom of the P typebase diffusion layer 103. For example ion is implanted to the first P+type diffusion layer 105 with a low energy of approximately 30 keV. For the second P+type diffusion layer 106, implant ion with a middle energy of approximately 200 keV. Further, for the third P+type diffusion layer 107, implant ion with a high energy of approximately 300 keV. After ion is implanted, perform a thermal treatment to form the first P+type diffusion layer 105, the second P+type diffusion layer 106, and the third P+type diffusion layer 107. - In this embodiment, effects of the first and the second embodiments can be obtained by combining the first and the second embodiment, thereby further improving destruction resistance.
- In this embodiment, as with the first and the second embodiments, the first P+
type diffusion layer 105, the second P+type diffusion layer 106, and the third P+type diffusion layer 107 are not restricted to have the same width but may have different widths. Even with the different widths, an identical effect can be achieved. -
FIG. 9A is an example where the second P+type diffusion layer 106 is wider than the first P+type diffusion layer 105 and the third P+type diffusion layer 107.FIG. 9B is an example where the third P+type diffusion layer 107 is wider than the first P+type diffusion layer 106 and the second P+type diffusion layer 106.FIG. 9C is an example where the second P+type diffusion layer 105 and the third P+type diffusion layer 107 are wider than the first P+type diffusion layer 106.FIG. 9D is an example where all of the first P+type diffusion layer 105, the second P+type diffusion layer 106, and the third P+type diffusion layer 107 are wider thanFIG. 8 . In this example, the first P+type diffusion layer 105, the second P+type diffusion layer 106 or the third P+type diffusion layer 107 having wider widths can be implanted with ion from a contact hole. - As described in the foregoing, in this embodiment, P+ type diffusion layers are formed in an upper part of the P type base diffusion layer, in the middle in vertical direction in the P type base diffusion layer, and in a lower part of the P type base diffusion layer, separated from each other. This facilitates a breakdown current to flow near the P+ type diffusion layer better than the first and the second embodiments. Moreover, base resistance of parasitic bipolar transistor can further be reduced. Accordingly it is possible to increase destruction resistance of avalanche operation and the parasitic bipolar transistor against secondary breakdown.
- A semiconductor apparatus of this embodiment is a trench gate MOSFET of rectangular cell. The trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer, and a second P+ type diffusion layer in a lower part of the P type base diffusion layer.
- A configuration of the semiconductor apparatus of this embodiment is described hereinafter in detail with reference to FIGS. 10 to 11B. A
semiconductor apparatus 100 is an example of cells having different shapes as compared to the semiconductor apparatus of the first embodiment.FIG. 10 is a plan view of thesemiconductor apparatus 100.FIG. 11A is a cross-sectional diagram taken along the line B-B ofFIG. 10 .FIG. 11B is a cross-sectional diagram taken along the line C-C ofFIG. 10 . InFIG. 10 , theinterlayer dielectric 113 and the source electrode are not shown. 114. - As shown in
FIG. 10 , thesemiconductor apparatus 100 includes a plurality ofrectangular unit cells 20. Each of theunit cell 20 is formed separated from each other. The N typesource diffusion layer 104 and the P+type diffusion layer 105 form the surface of eachunit cell 20. The N typesource diffusion layer 104 is formed to both ends ofrespective unit cells 20. The P+type diffusion layer 105 is formed at the center part of theunit cell 20. UnlikeFIG. 1 , two N type source diffusion layers 104 are separated. Further, thegate electrode 112 is placed in a region betweenrespective unit cells 20. - As shown in
FIGS. 11A and 11B , cross-section configuration of thesemiconductor apparatus 100 is basically the same as the first embodiment. InFIG. 11 , components identical to those inFIG. 2 are denoted by reference numerals identical to those therein. - In a center part (cross section B-B of the unit cell 20) , the first P+
type diffusion layer 105 is formed on an entire surface of the P typebase diffusion layer 103, and the second P+type diffusion layer 106 is formed on an entire surface of the bottom of the P typebase diffusion layer 103. In the both ends of the unit cell 20 (cross section C-C of the unit cell 20) , the N typesource diffusion layer 104 is formed on an entire surface of the P typebase diffusion layer 103, and the second P+type diffusion layer 106 is formed on an entire surface of the bottom of the P typebase diffusion layer 103. In this embodiment, the second P+type diffusion layer 106 is wider than the first P+type diffusion layer 105. The second P+type diffusion layer 106 is formed to an entire surface of the bottom of the P+ typebase diffusion layer 103. - A method of manufacturing is identical to the first embodiment thus an explanation is omitted. In this embodiment as with the first embodiment, the first P+
type diffusion layer 105 and the second P+type diffusion layer 106 may have the same or different widths. -
FIGS. 12A and 12B are examples where the first P+type diffusion layer 105 has the same width as the second P+type diffusion layer 106. The second P+type diffusion layer 106 is formed below the first P+type diffusion layer 105. The second P+type diffusion layer 106 is not formed below the N typesource diffusion layer 104. -
FIGS. 12C and 12D are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 11A and 11B .FIGS. 12E and 12F are examples where the first P+type diffusion layer 105 is narrow having a similar configuration with theFIGS. 12A and 12B .FIGS. 13A and 13B are examples where both of the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are narrow having a similar configuration withFIGS. 11A and 11B .FIGS. 13C and 13D are examples where both of the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are narrow having a similar configuration withFIGS. 12A and 12B .FIGS. 13E and 13F are examples where the first P+type diffusion layer 106 is narrow having a similar configuration withFIGS. 11A and 11B .FIGS. 13G and 13H are examples where the second P+type diffusion layer 106 is narrow having a similar configuration withFIGS. 12A and 12B . - As described in the foregoing, in this embodiment of using rectangular cells, it is possible to improve destruction resistance and reduce manufacturing cost as with the first embodiment by forming P+ type diffusion layers in an upper part of the P type base diffusion layer and a lower part of the P type base diffusion layer.
- A semiconductor apparatus of a fifth embodiment is described hereinafter in detail. A semiconductor apparatus of this embodiment is a trench gate MOSFET of rectangular cells. The trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer and a second P+ type diffusion layer in the middle in vertical direction in the P type base diffusion layer.
- A configuration of the semiconductor apparatus of this embodiment is described hereinafter with reference to
FIGS. 14A and 14B . Thesemiconductor apparatus 100 is an example of cells having different shapes as compared to the semiconductor apparatus of the second embodiment. A plan view of thesemiconductor apparatus 100 is identical toFIG. 10 .FIG. 14A is a cross-sectional diagram taken along the line B-B ofFIG. 10 .FIG. 14B is a cross-sectional diagram taken along the line C-C ofFIG. 10 . - As shown in
FIGS. 14A and 14B , a cross-section configuration of thesemiconductor apparatus 100 is basically the same as the second embodiment. InFIGS. 14A and 14B , components identical to those inFIG. 6 are denoted by reference numerals identical to those therein. - In a center part (cross section B-B of the unit cell 20), the first P+
type diffusion layer 105 is formed on an entire surface of the P typebase diffusion layer 103, and the second P+type diffusion layer 106 is formed on an entire surface of approximately the middle part in vertical direction in the P typebase diffusion layer 103. In the both ends of the unit cell 20 (cross section C-C of the unit cell 20) , the N typesource diffusion layer 104 is formed on an entire surface of the P typebase diffusion layer 103, and the second P+type diffusion layer 106 is formed on an entire surface of the middle part in vertical direction in the P typebase diffusion layer 103. In this example, the second P+type diffusion layer 106 is wider than the first P+type diffusion layer 105, and the second P+type diffusion layer 106 is formed on an entire surface of the bottom of the P+ typebase diffusion layer 103. - A manufacturing method is identical to the second embodiment, thus an explanation is omitted. Furthermore in this embodiment, as with the second embodiment, the first P+
type diffusion layer 105 and the second P+type diffusion layer 106 may be the same or different widths. -
FIGS. 15A and 15B are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 have the same width. The second P+type diffusion layer 106 is formed below the first P+type diffusion layer 105. The second P+type diffusion layer 106 is not formed below the N typesource diffusion layer 104. -
FIGS. 15C and 15D are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 14A and 14B .FIGS. 15E and 15F are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 15A and 15B .FIGS. 16A and 16B are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 14A and 14B .FIGS. 16C and 16D are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 15A and 15B .FIGS. 16E and 16F are examples where the second P+type diffusion layer 106 is narrow having a similar configuration withFIGS. 14A and 14B .FIGS. 16G and 16H are examples where the second P+type diffusion layer 106 is narrow having a similar configuration withFIGS. 15A and 15B . - As described in the foregoing, in this embodiment having rectangular cells, P+ type diffusion layers are formed in an upper part of the P type base diffusion layer and in the middle in vertical direction in the P type base diffusion layer. This improves destruction resistance against secondary breakdown as with the second embodiment.
- A semiconductor apparatus of a sixth embodiment is described hereinafter in detail. The semiconductor apparatus of this embodiment is a trench gate MOSFET of rectangular cells. The trench gate MOSFET includes a first P+ type diffusion layer in an upper part of the P type base diffusion layer, a second P+ type diffusion layer in the middle in vertical direction in the P type base diffusion layer, and a third P+ type diffusion layer in a lower part of the P type base diffusion layer.
- A configuration of a semiconductor apparatus of this embodiment is described hereinafter in detail with reference to
FIGS. 17A and 17B . Thesemiconductor apparatus 100 is an example of cells having different shapes as compared to the semiconductor apparatus of the third embodiment. A plan view of thesemiconductor apparatus 100 is identical toFIG. 10 .FIG. 17A is a cross-sectional diagram taken along the line B-B ofFIG. 10 .FIG. 17B is a cross-sectional diagram taken along the line C-C ofFIG. 10 . - As shown in
FIGS. 17A and 17B , a cross-section configuration of thesemiconductor apparatus 100 is basically identical to the third embodiment. InFIGS. 17A and 17B , components identical to those inFIG. 8 are denoted by reference numerals identical to those therein. - In a center part (cross section B-B of the unit cell 20) , the first P+
type diffusion layer 105 is formed on an entire surface of the P typebase diffusion layer 103, and the second P+type diffusion layer 106 is formed on an entire surface of approximately the middle part in vertical direction in the P typebase diffusion layer 103. Further, the third P+type diffusion layer 107 is formed on an entire surface of the bottom of the Ptype diffusion layer 103. In the both ends of the unit cell 20 (cross section C-C of the unit cell 20), the N typesource diffusion layer 104 is formed on an entire surface of the P typebase diffusion layer 103, and the second P+type diffusion layer 106 is formed on an entire surface of the approximately middle part in vertical direction in the P typebase diffusion layer 103. Further, the third P+type diffusion layer 107 is formed on an entire surface of the bottom of the P typebase diffusion layer 103. In this example, the second P+type diffusion layer 106 and the third P+type diffusion layer 107 have almost the same width and wider than the first P+type diffusion layer 105. The second P+type diffusion layer 106 and the third P+type diffusion layer 107 are formed on an entire surface of the middle and the bottom of the P+ typebase diffusion layer 103. - A manufacturing method is identical to the third embodiment and thus an explanation is omitted. In this embodiment, the first P+
type diffusion layer 105, the second P+type diffusion layer 106, and the third P+type diffusion layer 107 may have the same width or different widths as with the third embodiment. -
FIGS. 18A and 18B are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 have the same width, the third P+type diffusion layer 107 is wider than the first P+type diffusion layer 105 and the P+type diffusion layer 106. Further, the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are formed to an entire surface below the P+ typebase diffusion layer 103.FIGS. 18C and 18D are examples where the first P+type diffusion layer 105 and the third P+type diffusion layer 107 have the same width, the second P+type diffusion layer 106 is wider than the first P+type diffusion layer 105 and the third P+type diffusion layer 107. Further, the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are formed to an entire surface of the middle of the P+ typebase diffusion layer 103.FIGS. 18E and 18F are examples where the first P+type diffusion layer 105, the second P+type diffusion layer 106, and the third P+type diffusion layer 107 have the same width, and a P+ type diffusion layer is not formed blow the N typesource diffusion layer 104. -
FIGS. 19A and 19B are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 17A and 17B .FIGS. 19C and 19D are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 18A and 18B .FIGS. 19E and 19F are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 18C and 18D .FIGS. 19G and 19H are examples where the first P+type diffusion layer 105 is narrow having a similar configuration withFIGS. 18E and 18F . -
FIGS. 20A and 20B are examples where the second P+type diffusion layer 106 is narrow having a similar configuration withFIGS. 17A and 17B .FIGS. 20C and 20D are examples where the second P+type diffusion layer 106 is narrow having a similar configuration withFIGS. 18A and 18B .FIGS. 20E and 20F are examples where the second P+type diffusion layer 106 is narrow having a similar configuration withFIGS. 18C and 18D .FIGS. 20G and 20H are examples where the second P+type diffusion layer 106 is narrow having a similar configuration withFIGS. 18E and 18F . -
FIGS. 21A and 21B are examples where the third P+type diffusion layer 107 is narrow having a similar configuration withFIGS. 17A and 17B .FIGS. 21C and 21D are examples where the third P+type diffusion layer 107 is narrow having a similar configuration withFIGS. 18A and 18B .FIGS. 21E and 21F are examples where the third P+type diffusion layer 107 is narrow having a similar configuration withFIGS. 18C and 18D .FIGS. 21G and 21H are examples where the third P+type diffusion layer 107 is narrow having a similar configuration withFIGS. 18E and 18F . -
FIGS. 22A and 22B are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are narrow having a similar configuration withFIGS. 17A and 17B .FIGS. 22C and 22D are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are narrow having a similar configuration withFIGS. 18A and 18B .FIGS. 22E and 22F are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are narrow having a similar configuration withFIGS. 18C and 18D .FIGS. 22G and 22H are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 are narrow having a similar configuration withFIGS. 18E and 18F . -
FIGS. 23A and 23B are examples where the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are narrow having a similar configuration withFIGS. 17A and 17B .FIGS. 23C and 23D are examples where the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are narrow having a similar configuration withFIGS. 18A and 18B .FIGS. 23E and 23F are examples where the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are narrow having a similar configuration withFIGS. 18C and 18D .FIGS. 23G and 23H are examples where the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are narrow having a similar configuration withFIGS. 18E and 18F . -
FIGS. 24A and 24B are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are all narrow having a similar configuration withFIGS. 17A and 17B .FIGS. 24C and 24D are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are all narrow having a similar configuration withFIGS. 18A and 18B .FIGS. 24E and 24F are examples where the second P+type diffusion layer 106 and the third P+type diffusion layer 107 and the third P+type diffusion layer 107 are all narrow having a similar configuration withFIGS. 18C and 18D .FIGS. 24G and 24H are examples where the first P+type diffusion layer 105 and the second P+type diffusion layer 106 and the third P+type diffusion layer 107 are all narrow having a similar configuration withFIGS. 18E and 18F . - As described in the foregoing, in this embodiment having rectangular cells, P+ type diffusion layers are formed in an upper part of the P type base diffusion layer, in the middle in vertical direction in the P type base diffusion layer, and in a lower part of the P type base diffusion layer, separated from each other. This improves destruction resistance of avalanche operation and parasitic bipolar transistor against secondary breakdown as with the third embodiment.
- In the abovementioned example, rectangular and oblong cells are explained as an example for a trench gate MOSFET. However a cell is not restricted to these but can be other shapes including striped cell.
- Further in the abovementioned example, two or three P+ type diffusion layers are provided in the P type base diffusion layer separated from each other. However it is not restricted to this but any number of P+ type diffusion layer may be provided.
- Although an example of an N channel MOSFET is described in the foregoing, it is not restricted to this but may be a P channel MOSFET.
- It is apparent that the present invention is not limited to the above embodiment and it may be modified and changed without departing from the scope and spirit of the invention.
Claims (13)
1. A semiconductor apparatus comprising:
a first semiconductor layer of a first conductive type;
a low concentration base region of a second conductive type formed on the first semiconductor layer;
a gate electrode formed in a trench with insulating film on an inner surface of the trench that is formed to reach the first semiconductor layer from a surface of the low concentration base region;
a source region of the first conductive type formed, contacting the insulating film, on the surface of the low concentration base region;
a first high concentration base region of the second conductive type formed on the surface of the low concentration base region; and
a second high concentration base region of the second conductive type formed to be included inside the low concentration base region, separated from the first high concentration base region, and closer to the first high concentration base region than a depth order of a bottom surface of the trench.
2. The semiconductor apparatus according to claim 1 , wherein the high concentration base region is formed to be contacting a junction between the low concentration base region and the first semiconductor layer.
3. The semiconductor apparatus according to claim 1 , wherein the second high concentration base region is formed separated from a junction between the low concentration base region and the first semiconductor layer.
4. The semiconductor apparatus according to claim 1 , wherein a width of the first high concentration base region is practically the same as a width of the second high concentration base region, and a part of the second high concentration base region is formed straight below the first high concentration base region.
5. The semiconductor apparatus according to claim 2 , wherein a width of the first high concentration base region is practically the same as a width of the second high concentration base region, and a part of the second high concentration base region is formed straight below the first high concentration base region.
6. The semiconductor apparatus according to claim 3 , wherein a width of the first high concentration base region is practically the same as a width of the second high concentration base region, and a part of the second high concentration base region is formed straight below the first high concentration base region.
7. The semiconductor apparatus according to any of claim 1 , wherein the width of the first high concentration base region is different from the width of the second high concentration base region, and a part of the second high concentration base region is formed straight below the first high concentration base region.
8. The semiconductor apparatus according to any of claim 2 , wherein the width of the first high concentration base region is different from the width of the second high concentration base region, and a part of the second high concentration base region is formed straight below the first high concentration base region.
9. The semiconductor apparatus according to any of claim 3 , wherein the width of the first high concentration base region is different from the width of the second high concentration base region, and a part of the second high concentration base region is formed straight below the first high concentration base region.
10. The semiconductor apparatus according to claim 1 , further comprising a third high concentration base region of a second conductive type formed between the first and the second high concentration base regions.
11. The semiconductor apparatus according to claim 1 , wherein the first semiconductor layer comprises:
a semiconductor substrate of the first conductive type; and
an epitaxial layer of the first conductive type formed on the semiconductor substrate, wherein the trench is formed to reach the epitaxial layer.
12. A method of manufacturing a semiconductor apparatus comprising:
forming a trench on a surface of a first semiconductor layer of a first conductive type;
forming a gate electrode in the trench with an insulating film on an inner surface of the trench;
forming a low concentration base region of a second conductive type on the surface of the first semiconductor layer;
forming a source region of the first conductive type on a surface of the low concentration base region;
forming a first high concentration base region of the second conductive type on the surface of the low concentration base region; and
forming a second high concentration base region of the second conductive type to be included in the low concentration base region, separated from the first high concentration base region, and closer to the first high concentration base region than a depth order of a bottom surface of the trench.
13. The method of manufacturing the semiconductor apparatus according to claim 9 , wherein the second high concentration base region is formed by implanting ion to the low concentration base region with higher energy than an energy for the first high concentration base region.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06017668A EP1757663A3 (en) | 2005-08-25 | 2006-08-24 | Functionalized alumina particles for polymer composites |
US12/585,381 US8314460B2 (en) | 2005-08-26 | 2009-09-14 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof |
US12/923,859 US8222690B2 (en) | 2005-08-26 | 2010-10-12 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-246180 | 2005-08-26 | ||
JP2005246180A JP4939012B2 (en) | 2005-08-26 | 2005-08-26 | Semiconductor device |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/585,381 Division US8314460B2 (en) | 2005-08-26 | 2009-09-14 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof |
US12/923,859 Division US8222690B2 (en) | 2005-08-26 | 2010-10-12 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070045700A1 true US20070045700A1 (en) | 2007-03-01 |
Family
ID=37802849
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/500,332 Abandoned US20070045700A1 (en) | 2005-08-25 | 2006-08-08 | Semiconductor apparatus and manufacturing method thereof |
US12/585,381 Expired - Fee Related US8314460B2 (en) | 2005-08-26 | 2009-09-14 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof |
US12/923,859 Expired - Fee Related US8222690B2 (en) | 2005-08-26 | 2010-10-12 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/585,381 Expired - Fee Related US8314460B2 (en) | 2005-08-26 | 2009-09-14 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof |
US12/923,859 Expired - Fee Related US8222690B2 (en) | 2005-08-26 | 2010-10-12 | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof |
Country Status (2)
Country | Link |
---|---|
US (3) | US20070045700A1 (en) |
JP (1) | JP4939012B2 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080251811A1 (en) * | 2007-04-12 | 2008-10-16 | Mitsubishi Electric Corporation | Semiconductor device |
US20090057757A1 (en) * | 2007-08-31 | 2009-03-05 | Kabushiki Kaisha Toshiba | Trench gate semiconductor device and method of manufacturing the same |
US20090166672A1 (en) * | 2007-12-31 | 2009-07-02 | Alpha & Omega Semiconductor, Ltd. | Sawtooth electric field drift region structure for power semiconductor devices |
US9006745B2 (en) | 2010-11-01 | 2015-04-14 | Sumitomo Electric Industries, Ltd. | Semiconductor device and fabrication method thereof |
US9812528B2 (en) | 2015-03-16 | 2017-11-07 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9988472B2 (en) | 2015-08-31 | 2018-06-05 | Samsung Electronics Co., Ltd. | Composition, electronic device, and thin film transistor |
US10358578B2 (en) | 2015-05-29 | 2019-07-23 | Samsung Electronics Co., Ltd. | Insulating ink and insulator and thin film transistor and electronic device |
US10367091B2 (en) * | 2016-02-26 | 2019-07-30 | Toyota Jidosha Kabushiki Kaisha | Semiconductor switching element |
US10374081B2 (en) * | 2016-02-26 | 2019-08-06 | Toyota Jidosha Kabushiki Kaisha | Semiconductor switching element |
US10522771B2 (en) | 2014-12-01 | 2019-12-31 | Samsung Electronics Co., Ltd. | Composition, electronic device, and thin film transistor |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007020657B4 (en) * | 2007-04-30 | 2012-10-04 | Infineon Technologies Austria Ag | Semiconductor device with a semiconductor body and method for producing the same |
JP5767430B2 (en) * | 2007-08-10 | 2015-08-19 | ローム株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP2009146946A (en) * | 2007-12-11 | 2009-07-02 | Rohm Co Ltd | Semiconductor device and method of manufacturing the same |
US7772668B2 (en) | 2007-12-26 | 2010-08-10 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
JP5013436B2 (en) | 2009-06-04 | 2012-08-29 | 三菱電機株式会社 | Power semiconductor device |
JP6710589B2 (en) | 2016-06-20 | 2020-06-17 | 株式会社東芝 | Semiconductor device, manufacturing method of semiconductor device, inverter circuit, drive device, vehicle, and elevator |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5072266A (en) * | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5689128A (en) * | 1995-08-21 | 1997-11-18 | Siliconix Incorporated | High density trenched DMOS transistor |
US20050032287A1 (en) * | 2003-08-04 | 2005-02-10 | Renesas Technology Corp. | Semiconductor device and a method of manufacturing the same |
US20050035398A1 (en) * | 1999-05-25 | 2005-02-17 | Williams Richard K. | Trench MOSFET with recessed clamping diode |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5998837A (en) * | 1995-06-02 | 1999-12-07 | Siliconix Incorporated | Trench-gated power MOSFET with protective diode having adjustable breakdown voltage |
JP3384198B2 (en) * | 1995-07-21 | 2003-03-10 | 三菱電機株式会社 | Insulated gate semiconductor device and method of manufacturing the same |
DE69739206D1 (en) * | 1996-07-19 | 2009-02-26 | Siliconix Inc | HIGH DENSITY TRIANGLE DIGITAL TRANSISTOR WITH TRIANGLE IMPLANT PLANTING |
US6413822B2 (en) | 1999-04-22 | 2002-07-02 | Advanced Analogic Technologies, Inc. | Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer |
JP2001135817A (en) * | 1999-11-09 | 2001-05-18 | Toyota Motor Corp | Insulation gate type semiconductor device and its manufacturing method |
JP3358611B2 (en) * | 2000-01-19 | 2002-12-24 | 日本電気株式会社 | Method for manufacturing semiconductor device |
JP4371521B2 (en) * | 2000-03-06 | 2009-11-25 | 株式会社東芝 | Power semiconductor device and manufacturing method thereof |
JP3634235B2 (en) * | 2000-04-24 | 2005-03-30 | 株式会社豊田中央研究所 | Insulated gate semiconductor device |
US6919599B2 (en) | 2002-06-28 | 2005-07-19 | International Rectifier Corporation | Short channel trench MOSFET with reduced gate charge |
US6855985B2 (en) * | 2002-09-29 | 2005-02-15 | Advanced Analogic Technologies, Inc. | Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology |
-
2005
- 2005-08-26 JP JP2005246180A patent/JP4939012B2/en not_active Expired - Fee Related
-
2006
- 2006-08-08 US US11/500,332 patent/US20070045700A1/en not_active Abandoned
-
2009
- 2009-09-14 US US12/585,381 patent/US8314460B2/en not_active Expired - Fee Related
-
2010
- 2010-10-12 US US12/923,859 patent/US8222690B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5072266A (en) * | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5689128A (en) * | 1995-08-21 | 1997-11-18 | Siliconix Incorporated | High density trenched DMOS transistor |
US20050035398A1 (en) * | 1999-05-25 | 2005-02-17 | Williams Richard K. | Trench MOSFET with recessed clamping diode |
US20050032287A1 (en) * | 2003-08-04 | 2005-02-10 | Renesas Technology Corp. | Semiconductor device and a method of manufacturing the same |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080251811A1 (en) * | 2007-04-12 | 2008-10-16 | Mitsubishi Electric Corporation | Semiconductor device |
US7825430B2 (en) * | 2007-04-12 | 2010-11-02 | Mitsubishi Electric Corporation | Semiconductor device with a high breakdown voltage device |
US20090057757A1 (en) * | 2007-08-31 | 2009-03-05 | Kabushiki Kaisha Toshiba | Trench gate semiconductor device and method of manufacturing the same |
US8169021B2 (en) | 2007-08-31 | 2012-05-01 | Kabushiki Kaisha Toshiba | Trench gate semiconductor device and method of manufacturing the same |
US20090166672A1 (en) * | 2007-12-31 | 2009-07-02 | Alpha & Omega Semiconductor, Ltd. | Sawtooth electric field drift region structure for power semiconductor devices |
US8558275B2 (en) * | 2007-12-31 | 2013-10-15 | Alpha And Omega Semiconductor Ltd | Sawtooth electric field drift region structure for power semiconductor devices |
US9006745B2 (en) | 2010-11-01 | 2015-04-14 | Sumitomo Electric Industries, Ltd. | Semiconductor device and fabrication method thereof |
US9443960B2 (en) | 2010-11-01 | 2016-09-13 | Sumitomo Electric Industries, Ltd. | Semiconductor device and fabrication method thereof |
US10522771B2 (en) | 2014-12-01 | 2019-12-31 | Samsung Electronics Co., Ltd. | Composition, electronic device, and thin film transistor |
US10879475B2 (en) | 2014-12-01 | 2020-12-29 | Samsung Electronics Co., Ltd. | Composition, electronic device, and thin film transistor |
US9812528B2 (en) | 2015-03-16 | 2017-11-07 | Kabushiki Kaisha Toshiba | Semiconductor device |
US10358578B2 (en) | 2015-05-29 | 2019-07-23 | Samsung Electronics Co., Ltd. | Insulating ink and insulator and thin film transistor and electronic device |
US9988472B2 (en) | 2015-08-31 | 2018-06-05 | Samsung Electronics Co., Ltd. | Composition, electronic device, and thin film transistor |
US10367091B2 (en) * | 2016-02-26 | 2019-07-30 | Toyota Jidosha Kabushiki Kaisha | Semiconductor switching element |
US10374081B2 (en) * | 2016-02-26 | 2019-08-06 | Toyota Jidosha Kabushiki Kaisha | Semiconductor switching element |
Also Published As
Publication number | Publication date |
---|---|
US8222690B2 (en) | 2012-07-17 |
JP2007059805A (en) | 2007-03-08 |
US20110024832A1 (en) | 2011-02-03 |
US8314460B2 (en) | 2012-11-20 |
JP4939012B2 (en) | 2012-05-23 |
US20100038710A1 (en) | 2010-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8314460B2 (en) | Vertical power MOSFET semiconductor apparatus having separate base regions and manufacturing method thereof | |
US10608092B2 (en) | Semiconductor power devices manufactured with self-aligned processes and more reliable electrical contacts | |
KR100976526B1 (en) | Semiconductor device and method of making semiconductor device | |
JP4456013B2 (en) | Semiconductor device | |
US7800185B2 (en) | Closed trench MOSFET with floating trench rings as termination | |
TWI500114B (en) | Semiconductor component and method of manufacture | |
US9099552B2 (en) | Semiconductor device and method of manufacturing the same | |
US8558305B2 (en) | Method for manufacturing a power device being integrated on a semiconductor substrate, in particular having a field plate vertical structure and corresponding device | |
KR101144025B1 (en) | Semiconductor device and method for manufacturing the same | |
US9837358B2 (en) | Source-gate region architecture in a vertical power semiconductor device | |
US8564053B2 (en) | Trench MOSFET with trenched floating gates in termination | |
JP2007311557A (en) | Semiconductor device, and its manufacturing method | |
WO2006017376A2 (en) | Semiconductor power device having a top-side drain using a sinker trench | |
US7026214B2 (en) | Offset-gate-type semiconductor device | |
JP2010278312A (en) | Semiconductor device | |
US8035161B2 (en) | Semiconductor component | |
JP2005229066A (en) | Semiconductor device and its manufacturing method | |
US6492691B2 (en) | High integration density MOS technology power device structure | |
US20170084734A1 (en) | Semiconductor Devices and a Method for Forming Semiconductor Devices | |
JP3644438B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2007281512A (en) | Semiconductor device | |
JP5014622B2 (en) | Insulated gate type semiconductor device manufacturing method | |
WO2023112547A1 (en) | Semiconductor device | |
JP2011171420A (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OHTANI, KINYA;KOBAYASHI, KENYA;REEL/FRAME:018145/0753 Effective date: 20060731 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025311/0842 Effective date: 20100401 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |