Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070061597 A1
Publication typeApplication
Application numberUS 11/317,339
Publication dateMar 15, 2007
Filing dateDec 22, 2005
Priority dateSep 14, 2005
Also published asCN101273363A, CN101273363B, US7934049, US20070061581, US20080215847
Publication number11317339, 317339, US 2007/0061597 A1, US 2007/061597 A1, US 20070061597 A1, US 20070061597A1, US 2007061597 A1, US 2007061597A1, US-A1-20070061597, US-A1-2007061597, US2007/0061597A1, US2007/061597A1, US20070061597 A1, US20070061597A1, US2007061597 A1, US2007061597A1
InventorsMicky Holtzman, Hagai Bar-El, Ronen Greenspan, Rony Shapiro
Original AssigneeMicky Holtzman, Hagai Bar-El, Ronen Greenspan, Rony Shapiro
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Secure yet flexible system architecture for secure devices with flash mass storage memory
US 20070061597 A1
Abstract
A device with mass storage capability that uses a readily available non secure memory for the mass storage but has firmware (and hardware) that provides security against unauthorized copying of data. This is true even though the firmware itself is stored in the non secure mass storage memory, and therefore potentially vulnerable to hacking. An indication of the authenticity of the firmware must be present before it will be executed by the device. This protects the device contents from unauthorized duplication or tampering. Additional functionality can be added to the device with additional firmware applications, and the authenticity of those additional applications will also be verified before they will be executed. This further prevents unauthorized copying or tampering of secure content through any mechanisms that may be unscrupulously introduced. Any data within the mass storage memory may also be encrypted.
Images(9)
Previous page
Next page
Claims(26)
1. A flash memory based device comprising:
a mass storage repository comprising flash memory;
a first level of the firmware stored in a physical access partition of the mass storage repository;
a second level of the firmware stored in a logical access partition of the mass storage repository;
a logical to physical interface routine that maps logical addresses to physical addresses in the logical access partition; and
a controller that executes the first level of firmware in the physical access partition without use of the logical to physical interface routine, but executes the second level of firmware through the logical to physical interface routine.
2. The flash memory based device of claim 1, wherein the logical to physical interface routine is part of the first level of firmware.
3. The flash memory based device of claim 2, wherein a location of the second level of firmware is mapped by the first level of firmware.
4. A device with mass storage capabilities, comprising:
mass storage comprising flash memory cells;
a controller having encryption hardware;
random access memory; and
a first level of firmware stored in the mass storage flash memory cells that controls writing data to and reading data from the flash memory cells;
wherein the authenticity of the first level of firmware is verified with hash values that are associated with the controller of the device.
5. The device of claim 4, wherein a key within the controller is needed to create the hash values, and wherein the hash values are associated with said key of the controller.
6. The device of claim 4, wherein the first level of firmware is stored in an encrypted format.
7. The device of claim 6, wherein the firmware is encrypted with the encryption hardware using a key stored in a non volatile memory of the controller.
8. The device of claim 4, further comprising a first table of the hash values associated with the first level of firmware, the table stored within the mass storage flash memory cells.
9. The device of claim 8, further comprising a second table, the second table comprising one or more hash values of the data of the first table.
10. The device of claim 9, wherein one or more of the hash values of the second table are associated with the controller of the device.
11. The device of claim 9, wherein a copy of the second table is stored in a non volatile memory of the controller.
12. The device of claim 11, wherein if the copy of the second table does not match the second table then the authenticity will not be verified.
13. The device of claim 4, further comprising a second level of firmware comprising one or more firmware applications, the second level of firmware stored in the mass storage flash memory cells.
14. The device of claim 13, further comprising a third table, the third table comprising hash values associated with the second level of firmware.
15. The device of claim 14, wherein the third table is encrypted.
16. The device of claim 15, wherein the third table is encrypted with the controller encryption hardware using a key stored in a non volatile memory of the controller.
17. The device of claim 14, wherein one or more of the hash values of the third table are correlated to a controller of the device, and wherein the device will not function unless one or more of the hash values is correlated to the controller.
18. A device comprising:
a mass storage repository comprising flash memory;
random access memory;
system firmware stored in a first area of the mass storage repository; and
application firmware stored in a second area of the mass storage repository, wherein the system firmware controls reading and writing of data in the second area, including reading and writing of the application firmware.
19. The device of claim 18, further comprising an encryption mechanism that verifies the system firmware and the application firmware.
20. The device of claim 18, further comprising encryption hardware, the encryption hardware calculating hash values traceable to the particular hardware that created the values.
21. A secure system comprising:
a non-secure mass storage memory;
a secure controller; and
firmware comprising security mechanisms of the secure system, said firmware stored in the non-secure mass storage memory,
wherein the controller is operable to verify the integrity of at least a portion of the firmware without using the security mechanisms of the firmware, thereby preventing unauthorized alteration of the firmware although it is stored in the non-secure mass storage memory.
22. The secure system of claim 21, wherein the firmware is correlated with the controller of the system, and wherein the device will not function unless correlation between the firmware and the controller is established.
23. The secure system of claim 21, wherein the firmware comprises a group of layers, and wherein the authenticity of at least one layer is verified by hardware.
24. The system of claim 21, further comprising a plurality of states, one or more of the plurality used during production, and one or more of the states used for secure operation by a consumer.
25. The system of claim 24, wherein if the system is in a secure state a source of the firmware must be identified before the firmware can be stored in the non-secure mass storage memory.
26. The system of claim 24, wherein one or more of the plurality of states may be used for fault analysis, and wherein in a fault analysis state of the plurality, firmware from an unidentified source may be stored in the non-secure mass storage memory, and wherein the secure controller will not allow operation of the system in a secure state of the plurality.
Description
CROSS REFERENCE TO RELATED APPLICATIONS

This application claims priority to provisional Application No. 60/717,164 entitled “Secure Yet Flexible System Architecture for Secure Devices With Flash Mass Storage Memory” filed Sep. 14, 2005 to Micky Holtzman et al.

This application is related to the following applications, each of which is hereby incorporated by this reference in its entirety: “Methods Used in a Secure Yet Flexible System Architecture for Secure Devices With Flash Mass Storage Memory” to Micky Holtzman et al., Attorney Docket No.: SNDK.470US2; “Method of Hardware Driver Integrity Check Of Memory Card Controller Firmware” to Micky Holtzman et al., application Ser. No. 11/284,623, Attorney Docket No. SNDK.408US1; “Hardware Driver Integrity Check Of Memory Card Controller Firmware” to Micky Holtzman et al., application Ser. No. 11/285,600, Attorney Docket No. SNDK.408US2; “Methods Used in a Secure Memory Card With Life Cycle Phases” to Micky Holtzman, et al. Attorney Docket No. SNDK.383US2; and “Secure Memory Card With Life Cycle Phases” to Micky Holtzman et al., Attorney Docket No. SNDK.383US3.

FIELD OF THE INVENTION

The present application is generally related to the operation of flash based mass storage devices, and in particular those with copy protection of secure content.

BACKGROUND OF THE INVENTION

Flash based mass storage devices are used to store very large amounts of content, such as pictures and music or software programs. Examples of these mass storage devices include memory cards, universal serial bus (“USB”) flash drives, flash based music and/or video players, and other portable computing devices that rely on flash for the mass storage of content or files.

User files are frequently updated and modified. This is particularly the case when dealing with photos, music, and documents. Flash memory has a limited number of read/write cycles, and a great deal of research and development has gone into distributing the cycles among the flash memory cells in order to maximize the lifespan and reliability of the devices. For instance, wear leveling techniques such as those taught in U.S. Pat. No. 6,230,233 entitled “Wear Leveling Techniques For Flash EEPROM Systems” to Lofgren et al., U.S. Pat. No. 5,268,870 entitled “Flash EEPROM System and Intelligent Programming and Erasing Methods Therefore” to Harari, PCT Publication No. WO2004040578A2 entitled “Wear Leveling In Non-Volatile Storage Systems” to Chang et al., and U.S. Patent Publication No. 20040083335A1, entitled “Automated Wear Leveling In Non-Volatile Storage Systems” to Gonzalez et al., which are hereby incorporated by this reference in their entireties, are commonly implemented in these devices. These techniques generally involve changing the logical/physical mapping so that physical locations of the memory are used roughly the same amount.

In addition, as the usage of flash based mass storage devices is proliferating, the number of different things that can be done with them is also increasing.

Therefore, there exists a need for a new device operating system architecture that provides flexibility to store and run a wide range of firmware that can be updated and changed to accommodate the range of increasing functionality. In addition to being flexible, this architecture must provide a highly secure and reliable environment for both firmware and content. As is always the case, all of this should be done for the lowest possible cost, using standard components whenever possible.

SUMMARY OF INVENTION

The present invention allows a device to be both secure in operation and flexible in terms of functionality. This means functionality can be tailored to users' desires and added over time all the while maintaining a high level of security. Therefore the device can be used to store confidential and limited access information such as transactional data and copyrighted artistic works.

The present invention also allows for the device to boot quickly and reliably while still providing for reliable long term data storage through the use of wear leveling techniques where appropriate.

Firmware that is not authentic, and that may potentially compromise the security of the device will not be executed. An indication of the authenticity is verified before execution. In a preferred embodiment, multiple different levels of such indications are provided and are associated with the particular controller of the device that created the indications. In this preferred embodiment, one or more of the different levels of indications can be verified. Without the properly associated indication the firmware will not be executed.

Another aspect of the present invention is that this security is achieved despite the fact that the device utilizes readily available memory without built in security for the mass storage of the data, including the firmware.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a schematic diagram of secure device 100A, an embodiment of the present invention.

FIG. 1B is a schematic diagram of secure device 100B, an embodiment of the present invention.

FIG. 2 is a diagram illustrating various pieces of firmware in a portion of memory space 108.

FIG. 3 is a schematic diagram illustrating software structure and hardware access according an embodiment of the present invention.

FIG. 4 is a flowchart illustrating some steps of firmware integrity verification.

FIG. 5 is a flowchart of operation of an embodiment of the present invention.

FIG. 6 is a flowchart illustrating integrity checking of physically stored data such as the firmware 200.

FIG. 7 is a flowchart illustrating integrity checking of logically stored data such as user files and the application firmware 202A, B, . . . X.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Devices incorporating flash memory for mass storage purposes must store large amounts of content that is written and read relatively often. For instance, digital photo and music libraries are regularly updated by users of such devices. With the increase of protected content and the desire to protect content generally, such devices must also provide robust security to prevent unauthorized copying of such “secure” or protected content. At the same time, security should not come at the cost of flexibility. The present invention provides for a device that allows functionality to be added over time, while maintaining a high level of security. This flexibility is essential in a world where devices are expected to provide ever increasing functionality.

A secure device is one that protects the contents of the device from unauthorized copying or alteration. Secure content includes any content or data that it is desirable to safeguard from unauthorized copying or tampering. In addition to billing, transaction and other traditionally confidential personal information, artistic content must also be secured from access and copying by those other than the owner or other authorized persons.

Depending on the architecture of the device, a hacker may try to gain access to the content via data buses, or by directly accessing the mass storage memory. In some prior devices, directly accessing the memory storage unit was difficult as the memory storage unit was often protected by placing it an environment that was logistically hard to access. For instance, Smart Cards utilized programmable read only memories (PROMS) that incorporated a small amount of non volatile memory that was made secure in part by physically isolating it from access.

However, it is desirable to utilize unsecure mass storage memory, that is, among other things, more standardized, readily available, and/or economical. An unsecure memory or storage unit is one where authorization is not required in order to gain (read/write) access to the (encrypted or unencrypted) data stored therein, or one where there are no built in protection mechanisms that prevent copying of the stored data. While this memory may be packaged in a multi functional package with other non-memory components such as a processor, it is commonly in the form of a dedicated memory package with one or more memory chips.

Typically, a device or system incorporating mass storage flash memory utilizes a processor to control the data storage and retrieval operations of the memory. Such a processor is part of a controller and is often referred to as a controller. A controller executes software instructions to control the device. The software that runs and controls the hardware of a device is often referred to as firmware. The firmware is typically executed from random access memory (RAM) after having been copied from some other memory where it is normally stored. Shadowing or copying to RAM is advantageous because although flash is easily updated it is slower and not inherently executable because it does not have random access capability, and because read only memory is not easily updated.

In the case where some amount of security is to be provided in the firmware, there must be some mechanism to prevent execution of the other than the proper firmware that has the requisite security mechanisms. This is especially true when the firmware is stored in an unsecure memory. As mentioned above, it is the firmware that controls the operation of the device, and therefore it is not a simple matter to have the firmware essentially protect itself. Nor is it a simple matter to protect execution of compromised or unauthentic firmware when such firmware is stored in an otherwise unsecure memory package.

The present invention provides for a secure system with mass storage capability even though it uses unsecure memory for the mass storage unit. Furthermore, it creates a secure system where the firmware for running the secure system is stored in the unsecure memory. In order to be able to store the firmware in the unsecure mass storage memory, the present invention employs a system that prevents execution of inauthentic firmware.

Reference will now be made to preferred embodiments depicted in the figures. FIG. 1A illustrates secure device (“SD”) 100A, an embodiment of the present invention. SD 100A comprises a secure controller 104 and unsecure memory 108.

Memory 108 is preferably flash type memory and is used for mass storage purposes. This means that the memory is used for general purpose storage of user files, such as audio, video, and picture files, among other things. It is a principal memory storage unit of device 108 and can be used to store any type of file a user wishes to store in it. It is designed to allow a user to frequently update and access his library of files. A mass storage memory is generally larger than other random access memory (“RAM”) and read only memory (“ROM”) that SD 100A may also comprise (not shown) in this and other embodiments. Also, as a general file storage device, a mass storage memory is distinct from code storage devices that are designed to store comparatively small amounts of operating code that are infrequently updated. A ROM or flash memory may be used as a code storage device, but it should be understood that a code storage device is different in purpose and generally in size than a mass storage device.

SD 100A also comprises a data or memory bus 106 and a host bus 102. SD 100A may be a complete electronic device such as a digital camera or music player, cellular telephone etc. It may also have the form factor of a memory card or universal serial bus (“USB”) drive designed to be used in conjunction with any type of processor controlled electronic device. For simplicity in describing SD100A and the other embodiments depicted in the figures, the embodiments may often be referred to as a memory card, but it should be understood that such reference is to a preferred embodiment and should not limit the scope of the present invention which is defined by the appended claims. Currently, the preferred form factor for a memory card in which the present invention is especially useful is the well known Secure Digital (“SD”) Card.

Data and commands are communicated to and from SD100A via host bus 102. The host, which is not shown, may be a personal computer or other electronic device. Secure controller 104 controls the read and write operations to and from unsecure memory 108 via memory bus 106. In doing so, it also limits access to the contents of the unsecure memory 108. As mentioned above, the firmware that runs the device is stored in unsecure memory 108. This firmware, which will be described in more detail later with regard to FIGS. 2-7, in conjunction with controller 104, provides the security that makes device 100A a secure device. Therefore, it is essential that the firmware that is executed by secure controller 104 is authentic, or the security of the system could be compromised.

Ensuring the authenticity of the firmware is much more difficult when it is in an unsecure memory. However, given that the unsecure memory 108 is used for mass storage purposes, it is quite large and is easily updated. Therefore, it makes sense to use the capacity of the unsecure memory to store the firmware. This may eliminate or a least reduce the size of a code storage device dedicated to storing the firmware. Alternatively it reduces the need for such storage within the controller. This cost saving is important in a competitive market. There are 3 main paths to the contents stored in memory 108: reading the contents of the memory 108 directly; monitoring the signals on bus 102; and monitoring the signals on bus 106. Even though any or all of the information in the unsecure memory 108 or on buses 102 and 106 may be in an encrypted format, there is always the danger that the encryption key(s) could be compromised. If the firmware were to be compromised and replaced with another firmware that lacked the security features of the authentic firmware, and then executed by the system, restricted or limited access files and private data on the mass storage memory could be copied or tampered with. For example, a user's banking or social security information could be copied or altered without authorization, with obvious negative ramifications. In another example, copyrighted or otherwise protected content could also be copied without authorization. Digital rights management schemes could be thwarted. As another example, cryptographic codes or user passwords could also be compromised.

FIG. 1B illustrates secure device 100B. Secure controller 104 comprises cryptographic engine 110, one or more encryption keys 112 stored in a non volatile memory of controller 104, and an indication 114 of the device operating state that is also stored in a non volatile memory of controller 104. In certain embodiments of the invention, numerous states or life cycle phases are entered and passed through during the life of the card. Depending on the phase, logic in the card enables or disables the encryption engine, controls access to hardware (before and after card assembly) and software testing mechanisms, and controls key generation. These phases not only allow both the hardware and software of the card to be thoroughly tested before and after manufacture, but also make it virtually impossible to access the encrypted keys and thus the encrypted content when the card is in a secure phase, the operating phase that the card is in when it is shipped to the user. For more information on the states or life cycle phases please refer to an application having attorney docket No. SNDK.383US3 “Secure Memory Card With Life Cycle Phases” to Micky Holtzman et al., which is hereby incorporated by this reference in its entirety.

The cryptographic engine 110 is hardware based and can encrypt and/or decrypt data as it passes through secure controller 104. For example, data encrypted with a first encryption algorithm as it arrives at the controller from host bus 102 can be decrypted and then encrypted with a second algorithm before it is sent to flash memory 108 via data bus 106. Of course, data encrypted in memory 108 can be decrypted by engine 110 and passed in a decrypted state over host bus 102 although it is preferably in an encrypted format as it passes over host bust 102 so as to avoid potential unauthorized copying of the data.

The cryptographic engine 110, also referred to as encryption engine 110, may comprise numerous sub engines and is capable of utilizing numerous encryption standards and algorithms. Examples of the various encryption techniques and algorithms include: Message Authentication Codes (“MACs”); Data Encryption Standard (“DES”), Triple DES, Advanced Encryption Standard (“AES”), RSA and Diffie-Helman that are often used in a Public Key Infrastructure (“PKI”), and other hash based encryption such as SHA-1 and MD5. The encryption engine may use other currently available algorithms and techniques and others yet to be developed or well accepted, and the aforementioned list is only meant to provide some examples.

A Message Authentication Code is a hash computed from a message and some secret data. It is difficult to forge without knowing the secret data. The MAC is computed using an algorithm based on the DES or AES ciphers, which use a secret key. The secret key 112, or one or more keys derived from the secret key are stored in controller 104, and therefore the hash or message authentication code created by the controller is associated with that controller, and cannot be duplicated by another controller. Therefore hash values from a particular controller are associated with the controller and can act as a type of signature of the controller and device, because the signature is unique and cannot be duplicated.

Although the aforementioned standards and various other algorithms and/or standards are well known to those skilled in cryptography, the following publications are informative and are hereby incorporated by reference in their entireties: RFC 3566—The AES-XCBC-MAC-96 Algorithm and Its Use With IPsec by Sheila Frankel, NIST—National Institute of Standards and Technology, 820 West Diamond Ave, Room 677, Gaithersburg, Md. 20899, available at http://www.faqs.org/rfcs/rfc3566.html; Performance Comparison of Message Authentication Code (MAC) Algorithms for the Internet Protocol Security (IPSEC) by Janaka Deepakumara, Howard M. Heys and R. Venkatesan, Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL, Canada, A1B3S7 available at http://www.engr.mun.ca/˜howard/PAPERS/necec2003b.pdf; and Comments to NIST concerning AES Modes of Operations: A Suggestion for Handling Arbitrary-Length Messages with the CBC MAC by John Black, University of Nevada, Reno, Phillip Rogaway, University of California at Davis, available at http://csrc.nist.gov/CryptoToolkit/modes/proposedmodes/xcbc-mac/xcbc-mac-spec.pdf.

FIG. 2 is an illustration of the memory space of the flash memory 108 that includes firmware 200 that runs devices 100A or 100B. The system firmware 200 comprises a boot loader (BLR) portion 200 a that resides in flash memory 108 and is preferably not changeable, and system firmware 200 b that resides in flash memory 108 and can be changed from time to time if necessary. The size of system firmware 200 is larger than the RAM module it is executed from, so the system firmware is divided into smaller portions referred to as overlays. Each overlay preferably has its own hash value and within system firmware 200 is a table 200 c of those hash values. Table 200 c is not loaded as part of system firmware 200 b, but the pre-stored values are compared with calculated values as will be discussed in more detail below. Any hash value can be used, but MAC or SHA-1 values are currently preferable. Generally, SHA-1 digests may alternatively be used in place of MAC values, and vice versa. The advantage of using MAC values is that they are associated with the hardware and the key of the hardware that created them. While SHA-1 values can be created for a given data set simply based upon the data itself, MAC values cannot be recreated without the key, and thus provide for more robust security. Specifically, because key 104 (or a key derived therefrom) stored in the non volatile memory of encryption engine 110 must be used to create the MAC values, another processor cannot be utilized to recreate the MAC values. For example, a hacker cannot use another processor outside of the system to duplicate the firmware and the associated MAC values.

As a further security precaution, the hash values themselves can be encrypted one or more times. In the example of MAC values, a MAC entry that protects the MAC table 200 c 2 is created so even if a hacker finds a way to switch or alter the firmware and recalculate the appropriate MACs, he is still facing a problem because he must calculate the MAC of MACs (or MAC of SHA-1s). Furthermore, in one embodiment the MAC of MACs is again encrypted and stored in another (different) memory field, for example the non volatile memory of encryption engine 110 or the controller 104. This multi-level distributed hierarchy ensures that the signatures cannot be forged, or rather, that a forged signature will not be accepted as authentic. As an illustration, if one were to access the flash memory 108 and replace the firmware and table 200 c, the system would then check one level up the hierarchy and see if the MAC of table 200 c indicates that table 200 c has not been tampered with. If the stored MAC of the table does not match the calculated MAC, this indicates a problem with the authenticity. However, if the MAC of table 200 c has also been altered to match the replaced table 200 c, then the system would verify the signature in error. This error is avoided by storing a copy of the MAC of table 200C in another (inaccessible) memory, and comparing the copy in the other (inaccessible) memory with the value in the flash memory 108. If the values do not match, this indicates an authenticity problem. Although only a few levels were illustrated, this multi-level distributed structure may have numerous levels and incorporate numerous different memories depending on the size and complexity of the firmware to be protected.

This multi-level distributed hierarchy employed in conjunction with the overlay structure of the firmware also results in a very efficient and rapid authentication process. Dividing the firmware into overlays and signing each overlay greatly speeds up the overall authentication process. This is because it is much faster to verify the signature of a smaller amount of code. In order to calculate a hash value, all of the data for which the hash is to be calculated must be read. The larger the portion of firmware to be read, the longer it will take to calculate the signature, and then verify that the signature is authentic. Calculating the signature for a large amount of data is potentially very time consuming and inefficient.

Also stored within the flash memory are various firmware applications 202A . . . X, shown as APP FW 1, 2 . . . X, and, of course, user files (not shown). The firmware applications may be configured differently for various product configurations. The number and type of these applications will vary from one product to another. The firmware applications are also preferably divided into overlays if the applications are larger than the RAM module. A map of the application firmware overlays 201A indicates the location in memory of the various overlays. A table of hash values (SHA-1 digests or MAC values etc . . . ) 201B for the various firmware applications, encrypted with a secret key, which may be secret key 104 or a key derived from secret key 104, is also stored in the flash memory. A firmware application is akin to other applications that run on a base system, e.g. a word processing application in the Windows® environment running on the Windows® operating system.

As discussed in the background, flash memory cells have a limited lifetime and the cells degrade with each read and write operation. Therefore data in the flash memory is generally moved from time to time in order to distribute the read and write operations evenly among the cells and distribute the “wear” evenly amongst the cells. This wear leveling, along with all read/write operations, is controlled by the firmware 200, and in particular by the system firmware 200B. In order to be able to easily move data, the data is logically stored. This means that a logical address is mapped to a physical address, and that while the logical address remains the same, it can be mapped to a different physical address. Again, this logical to physical mapping is carried out by the system firmware.

It presents some difficulty if the firmware is in charge of moving itself. This is especially true when the firmware is responsible for copy protection of the data in the flash memory, and should therefore preferably be verified as authentic before execution. Also, while it is true that the system firmware may be updated from time to time, it will be written very infrequently when compared with other data stored in the flash memory 108. Therefore, the firmware 200, including the boot loader 200 a is physically (without logical mapping) written to and read from flash memory 108.

The application firmware provides additional functionality not present in the system firmware, and may be loaded into the device at any time. It is unknown how much application firmware may be loaded into the device, and when each application may be loaded. Therefore space within the physical partition is not allocated and the application firmware is stored in the logical partition 214 and logically addressed like any other user files and data in the flash memory 108.

FIG. 3 illustrates the functional structure of the software of the device and how it accesses the mass storage memory 108. As mentioned before, the preferred embodiments comprise flash type memory for mass storage memory 108 and for simplicity, during this description of the preferred embodiments the terms may be used interchangeably. The portion of the software that is concerned with flash memory operations is referred to generally as the back end, while the portion of the software that involves the applications and the user interface is known as the front end. Firmware applications 202A, 202B . . . 202X run on top of firmware 200 which includes system firmware 200B. Although the BLR 200 a is a separate component of firmware 200, the BLR bootstraps the system firmware and may in essence generally be thought of as part of system firmware 200. The system firmware 200 has physical sector address routines or block 206 and logical/physical mapper or mapping routines 208. The mass storage memory 108 is partitioned into physical storage area 212 and logical storage area 214. Physical/logical partition 216 is used to illustrate the division or partitioning of the mass storage memory 108 into areas 212 and 214. Each of areas 212 and 216 can be further partitioned into smaller areas, and it is common in the art to use the term partitions to refer to these smaller areas also. The physical sector access routines or functional block 206 controls reading and writing in the physical area or partition 212, and the logical/physical mapper block controls reading and writing in the logical storage area 214.

Firmware 200, including system firmware 200B, is stored in physical area 212. Application firmware 202A . . . X is stored in logical area 214 where the user files are also stored. The application firmware and all other data in logical area 214 is moved around from time to time by the wear leveling routines of the system firmware.

The authenticity of all of the firmware is preferably checked before it is executed. This is done because, as discussed earlier, the mass storage memory 108 does not have its own built in protection mechanisms. The flowchart of FIG. 4 applies to any piece of firmware, including application firmware. In step 304, the firmware is signed. This is typically done at the time of loading of the firmware, but a signed record can be updated by overwriting the record with a new one. The signature comprises one or more hash values of at least a portion of the firmware. The hash values are preferably of the MAC variety, because, as discussed earlier, a MAC value is created with a key used with and/or stored within the controller that created the MAC value, and cannot be recreated by another processor. Each portion or piece of firmware may be signed using a different key. For example, BLR 200A may be signed with a first key, while system firmware 200B is signed with a second key. Various portions (e.g. overlays) of firmware 200 can also be signed with various different keys. As another example, each piece of application firmware 202A . . . X can be signed with a different key.

Hash values for BLR 200A are stored and calculated in a unique process that is described in copending application entitled “Hardware Driver Integrity Check Of Memory Card Controller Firmware” to Micky Holtzman et al. having attorney docket number SNDK.408US2. Please refer to that application for further information on that process.

In one preferred embodiment involving the aforementioned life cycle phases or states, the firmware can only be signed in certain states, and unsigned firmware cannot be executed. In particular, in state 150 (not shown), which is the secure operating state that the device will generally be in while in the hands of the consumer, firmware update and signing will not be allowed. This prevents installation of substitute firmware that may not be authentic. The system in that embodiment only enables the encryption engine to sign the firmware in states other than the secure state. In other embodiments, updating of the firmware is allowed in the field (i.e. while in state 150) as long as the firmware is signed before it is loaded and that signature can be verified by the card. The source of the firmware can also be identified and verified, as well as verifying the signature of the firmware itself. The firmware should be supplied by a trusted entity before it is loaded, and in a preferred embodiment the trust is established using a public key infrastructure (“PKI”) certificate. This certificate could be in addition to or alternatively in lieu of the hash based signature. For example, if trust is established (by the certificate in this illustrative embodiment) then the encryption engine would sign the firmware. As another added precaution, a secure connection can be established with the supplier of the firmware. The secure connection would be encrypted to protect the data passing between the device and the supplier. The secure connection would preferably be encrypted according to the aforementioned AES standard, but could employ any known encryption standard.

As mentioned previously, the system firmware is broken up into overlays of smaller size so that each overly can be loaded into RAM for execution. A map 200 c 1 of the various overlays is stored in the flash memory. Each overlay is individually signed. A table 200 c 2 of the signatures, which are preferably MAC values, is also stored in the flash memory as part of firmware 200. The system or device 200 allocates sufficient room in the RAM for complete table 200 c 2 to be loaded, and the entire table is loaded and resident in RAM during operation of the device.

Each firmware application 202A . . . X is also broken up into overlays, and each overlay is likewise signed. Currently, as with the system firmware, it is preferable to calculate key dependent hash (e.g. MAC) values to sign the firmware applications, although as mentioned previously, other hash values may be used. Table 201B contains the signatures for each application firmware overlay in map 201A. A one sector buffer is pre-allocated in the RAM as a workspace for the application firmware signatures.

Although it is preferable to sign each overlay of any of the firmware because this prevents replacement of a piece of firmware that may have critical decision making functionality, any amount of firmware can rely on one signature. For example, although not preferred, one signature could be used for all the firmware. Furthermore, the size of the overlays or portions to be signed may also vary. Referring again to FIG. 4, after the firmware is signed in step 304 as described above, each signature is verified in step 308. When each piece, e.g. each overlay, of the firmware is read from the flash memory, it passes through the encryption engine 110, and the hash value of the piece is created “on the fly” by the encryption engine. This calculated value is compared to the stored value, and if the values do not match there is a problem with the authenticity of the piece of the firmware. If there is a match, then the next level of the hierarchical structure described earlier with regard to FIG. 2 will preferably be checked. Preferably all the levels will be checked as will the copy stored in the additional memory. As mentioned previously, this distributed hierarchical structure assures that the firmware and signature are authentic.

FIG. 5 is a flowchart illustrating firmware execution. In step 504, the system verifies the signature of the boot loader portion (“BLR”). This can be done as mentioned above in regard to the system firmware, but is preferably done in another process described in a co-pending application entitled “Hardware Driver Integrity Check of Memory Card Controller Firmware” to Micky Holtzman et al. with attorney docket No. SNDK.408US2. After the signature of the BLR has been verified it is executed in step 506. Next in step 508 the system verifies the signature of the system firmware. It then executes it in step 510. If any application firmware is present, its signature is verified in step 512 and then once verified it is executed in step 514. This is done for each piece of application firmware. As mentioned above, any of the verification steps 506, 508, and 510 are preferably done for each overlay of the entity being verified before or as it is loaded into the RAM.

FIG. 6 is a flowchart illustrating the reading and verification of firmware 200, which is stored in the physical storage area 212. This corresponds to steps 504 and 508 of FIG. 5. In step 604 the data (firmware in this case) is read from the physical address where it is stored. Again, this physical read is performed without any logical mapping beforehand. Next, in step 604, hash value(s) are created for the firmware. These value(s) are temporarily stored in a register of the controller. Next in step 608 the value(s) calculated in step 606 are compared with the stored hash value(s). In the embodiments described, the stored value(s) are in tables in the flash memory, and may themselves be encrypted.

FIG. 7 is a flowchart illustrating the reading and verification of the firmware applications 202A . . . X. In step 704 the data is read from the logical address where it is stored. This comprises requesting logically addressed data from the system firmware in step 704A. It also comprises step 704B where the system firmware then maps the logical address with its corresponding physical address at that given time. After the data (firmware in this case) is read, hash values are calculated for the overlay or other quantity of firmware in step 706. Then in step 708 the calculated has value(s) are compared with the stored hash value(s). Again, in the embodiments described the stored hash values are in tables in the flash memory and may themselves be encrypted.

Although the various aspects of the present invention have been described with respect to exemplary embodiments thereof, it will be understood that the present invention is entitled to protection within the full scope of the appended claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7725614Aug 8, 2006May 25, 2010Sandisk CorporationPortable mass storage device with virtual machine activation
US7962684 *Feb 14, 2008Jun 14, 2011Sandisk CorporationOverlay management in a flash memory storage device
US7971071May 22, 2007Jun 28, 2011Walkoe Wilbur JIntegrated delivery and protection device for digital objects
US8095805 *Dec 17, 2007Jan 10, 2012Ddtic Corporation Ltd.Security flash memory, data encryption device and method for accessing security flash memory
US8108641Jun 27, 2006Jan 31, 2012Texas Instruments IncorporatedMethods, apparatus, and systems for secure demand paging and other paging operations for processor devices
US8171206Jul 22, 2008May 1, 2012Sandisk Technologies Inc.Avoidance of self eviction caused by dynamic memory allocation in a flash memory storage device
US8200961 *Feb 26, 2007Jun 12, 2012Igware, Inc.Securing a flash memory block in a secure device system and method
US8209763Oct 31, 2008Jun 26, 2012Via Technologies, Inc.Processor with non-volatile mode enable register entering secure execution mode and encrypting secure program for storage in secure memory via private bus
US8245101Apr 8, 2008Aug 14, 2012Sandisk Enterprise Ip LlcPatrol function used in flash storage controller to detect data errors
US8356178 *Nov 13, 2006Jan 15, 2013Seagate Technology LlcMethod and apparatus for authenticated data storage
US8365041Mar 17, 2010Jan 29, 2013Sandisk Enterprise Ip LlcMLC self-raid flash data protection scheme
US8370641Oct 31, 2008Feb 5, 2013Via Technologies, Inc.Initialization of a microprocessor providing for execution of secure code
US8386700Nov 29, 2011Feb 26, 2013Sandisk Enterprise Ip LlcFlash memory controller garbage collection operations performed independently in multiple flash memory groups
US8447889Apr 19, 2010May 21, 2013Sandisk Technologies Inc.Portable mass storage device with virtual machine activation
US8452967Aug 31, 2007May 28, 2013Microsoft CorporationUsing flash storage device to prevent unauthorized use of software
US8464135Jul 13, 2010Jun 11, 2013Sandisk Technologies Inc.Adaptive flash interface
US8473814Jun 27, 2012Jun 25, 2013Sandisk Enterprise Ip LlcMLC self-RAID flash data protection scheme
US8479013 *Jan 16, 2009Jul 2, 2013Photonic Data Security, LlcSecure portable data transport and storage system
US8484533Jun 27, 2012Jul 9, 2013Sandisk Enterprise Ip LlcMLC self-RAID flash data protection scheme
US8484534Jun 27, 2012Jul 9, 2013Sandisk Enterprise IP LLC.MLC self-RAID flash data protection scheme
US8522354Oct 31, 2008Aug 27, 2013Via Technologies, Inc.Microprocessor apparatus for secure on-die real-time clock
US8533384Apr 8, 2008Sep 10, 2013Sandisk Enterprise Ip LlcFlash memory controller garbage collection operations performed independently in multiple flash memory groups
US8607034Oct 31, 2008Dec 10, 2013Via Technologies, Inc.Apparatus and method for disabling a microprocessor that provides for a secure execution mode
US8615799 *Oct 31, 2008Dec 24, 2013Via Technologies, Inc.Microprocessor having secure non-volatile storage access
US8621137Apr 8, 2008Dec 31, 2013Sandisk Enterprise Ip LlcMetadata rebuild in a flash memory controller following a loss of power
US8621138Apr 8, 2008Dec 31, 2013Sandisk Enterprise Ip LlcFlash storage controller execute loop
US8675868Jul 1, 2008Mar 18, 2014Maxim Integrated Products, Inc.Encrypting an address-dependent value along with code to prevent execution or use of moved code
US8738841Apr 8, 2008May 27, 2014Sandisk Enterprise IP LLC.Flash memory controller and system including data pipelines incorporating multiple buffers
US8751755Apr 8, 2008Jun 10, 2014Sandisk Enterprise Ip LlcMass storage controller volatile memory containing metadata related to flash memory storage
US8762620Apr 8, 2008Jun 24, 2014Sandisk Enterprise Ip LlcMultiprocessor storage controller
US8762687Oct 31, 2008Jun 24, 2014Via Technologies, Inc.Microprocessor providing isolated timers and counters for execution of secure code
US8775717Apr 8, 2008Jul 8, 2014Sandisk Enterprise Ip LlcStorage controller for flash memory including a crossbar switch connecting a plurality of processors with a plurality of internal memories
US8793543Aug 31, 2012Jul 29, 2014Sandisk Enterprise Ip LlcAdaptive read comparison signal generation for memory systems
US8793803Oct 31, 2008Jul 29, 2014Via Technologies, Inc.Termination of secure execution mode in a microprocessor providing for execution of secure code
US8819839Oct 31, 2008Aug 26, 2014Via Technologies, Inc.Microprocessor having a secure execution mode with provisions for monitoring, indicating, and managing security levels
US8838924Oct 31, 2008Sep 16, 2014Via Technologies, Inc.Microprocessor having internal secure memory
US20080114981 *Nov 13, 2006May 15, 2008Seagate Technology LlcMethod and apparatus for authenticated data storage
US20090292893 *Oct 31, 2008Nov 26, 2009Via Technologies, IncMicroprocessor having secure non-volatile storage access
US20090327743 *Jan 16, 2009Dec 31, 2009Aridian Technology Company, Inc.Secure portable data transport & storage system
US20100122017 *Mar 13, 2008May 13, 2010Masayuki ToyamaMemory controller, non-volatile memory system, and host device
WO2007139516A1 *May 30, 2007Dec 6, 2007Andrew ChowA secure media storage device and method of securing media storage devices
WO2009062965A2 *Nov 12, 2008May 22, 2009Gemalto SaSystem and method for secure firmware update of a secure token having a flash memory controller and a smart card
WO2009086404A1 *Dec 23, 2008Jul 9, 2009Pliant Technology IncMass storage controller volatile memory containing metadata related to flash memory storage
WO2010147827A1Jun 9, 2010Dec 23, 2010Sandisk CorporationMulti-bank non-volatile memory system with satellite file system
WO2012009318A1Jul 12, 2011Jan 19, 2012Sandisk Technologies Inc.Dynamic optimization of back-end memory system interface
Classifications
U.S. Classification713/193, 713/181, 713/190, 711/E12.092
International ClassificationH04L9/32, G06F11/30, G06F12/14, H04L9/00
Cooperative ClassificationG06F2221/2107, G06F21/78, G06F12/0246, G06F12/1408, G06F2212/2022, G06F21/10
European ClassificationG06F12/02D2E2, G06F21/10, G06F21/78, G06F12/14B
Legal Events
DateCodeEventDescription
Nov 7, 2007ASAssignment
Owner name: DISCRETIX TECHNOLOGIES LTD., ISRAEL
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BAR-EL, HAGAI;REEL/FRAME:020078/0592
Effective date: 20071028
Oct 23, 2007ASAssignment
Owner name: SANDISK CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HOLTZMAN, MICKY;REEL/FRAME:019999/0004
Effective date: 20070909