Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070077702 A1
Publication typeApplication
Application numberUS 11/539,926
Publication dateApr 5, 2007
Filing dateOct 10, 2006
Priority dateMay 19, 2005
Also published asUS7153738, US20060263975
Publication number11539926, 539926, US 2007/0077702 A1, US 2007/077702 A1, US 20070077702 A1, US 20070077702A1, US 2007077702 A1, US 2007077702A1, US-A1-20070077702, US-A1-2007077702, US2007/0077702A1, US2007/077702A1, US20070077702 A1, US20070077702A1, US2007077702 A1, US2007077702A1
InventorsKangguo Cheng, Brian Messenger
Original AssigneeInternational Business Machines Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Trench memory cell and method for making the same
US 20070077702 A1
Abstract
A process is provided for forming a trench capacitor, such as used in a DRAM memory cell, in which the required number of polysilicon deposition steps and planarization steps are reduced. A first region of a first material is formed in the bottom portion of the trench, and a dielectric material for the collar structure is subsequently formed above this region on a portion of the trench sidewalls. A removable material, such as a resist or spin-on glass, is then provided in the trench, overlying the first material and in contact with the lower portion of the collar dielectric material. The upper portion of the collar structure is then removed, after which the removable material is removed to again expose the upper surface of the first region. A second region of a second material, overlying and in contact with the first region, is then formed; the second region has an upper surface below the surface of the substrate. The first and second materials are conducting materials, typically polysilicon. The capacitor thus may be formed with only two polysilicon deposition processes; the interface between the first and second materials is the only interface between conducting materials in the trench.
Images(6)
Previous page
Next page
Claims(19)
1-22. (canceled)
23. A capacitor structure in a trench formed in a substrate, the capacitor structure comprising:
a first region in a bottom portion of the trench, the first region including
a dielectric layer on a bottom of the trench and on a lower portion of sidewalls of the trench, and
a first conducting material;
a collar structure of a dielectric material disposed on the sidewalls of the trench above the first region; and
a second region including a second conducting material in contact with the first conducting material at an interface between the first region and the second region, the second region extending above the collar structure.
24. A capacitor structure according to claim 23, wherein the first material and the second material are each polysilicon.
25. A capacitor structure according to claim 23, wherein the collar structure has a lower end disposed on a previously formed upper surface of the first region, the collar structure thereby being self-aligned to said upper surface.
26. A capacitor structure according to claim 23, wherein an upper portion of the second region is in contact with a conducting region of the substrate at a sidewall of the trench, and said conducting region is electrically connected to a transistor, so that the capacitor and the transistor form a DRAM cell.
27. A capacitor structure according to claim 23, further comprising an isolation region in at least a region of the trench above an upper surface of the second region.
28. A capacitor structure according to claim 23, wherein the interface between the first region and the second region is the only interface between conducting materials in the trench.
29. A capacitor structure formed in a substrate, the capacitor structure comprising:
a first region including a first conducting material in a bottom portion of a trench; and
a second region including an interface with the first region, the second region comprising:
a collar structure of a dielectric material disposed along sidewalls of the trench above the first region; and
a second conducting material filling within the collar structure and being in contact with the first conducting material at the interface, wherein the second conducting material extending above and covering the collar structure.
30. A capacitor structure according to claim 29, wherein at least one of the first conducting material and the second conducting material comprises polysilicon.
31. A capacitor structure according to claim 29, wherein the collar structure has a lower end disposed along an upper surface of a dielectric layer of the first region, the dielectric layer being formed along sidewalls of the trench, thereby the collar structure being self-aligned to the upper surface of the dielectric layer.
32. A capacitor structure according to claim 29, wherein an upper portion of the second region is in contact with a conducting region of the substrate at at least a portion of a sidewall of the trench, and said conducting region is electrically connected to a transistor, so that the capacitor and the transistor form a DRAM cell.
33. A capacitor structure according to claim 29, further comprising an isolation region in at least a region of the trench above an upper surface of the second region.
34. A capacitor structure according to claim 29, wherein the interface between the first region and the second region is the only interface between conducting materials in the trench.
35. A dynamic random access memory (DRAM) cell, comprising:
a transistor formed in a substrate; and
a capacitor structure being electrically connected to the transistor, the capacitor structure comprising:
a first region including a first conducting material in a bottom portion of a trench; and
a second region including an interface with the first region, the second region comprising:
a collar structure of a dielectric material disposed along sidewalls of the trench above the first region; and
a second conducting material filling within the collar structure and being in contact with the first conducting material at the interface, wherein the second conducting material extending above and covering the collar structure.
36. A DRAM cell according to claim 35, wherein one or more of the first and the second conducting materials comprise polysilicon.
37. A DRAM cell according to claim 35, wherein the collar structure has a lower end disposed at least partially on top of an upper surface of a dielectric layer of the first region, the dielectric layer being formed along sidewalls of the trench, thereby the collar structure being self-aligned to the upper surface of the dielectric layer.
38. A DRAM cell according to claim 35, wherein the capacitor structure is electrically connected to the transistor through at least a portion of sidewalls of the trench at an upper portion of the second region.
39. A DRAM cell according to claim 35, further comprising an isolation region formed directly on top of an upper surface of the second region inside the trench.
40. A DRAM cell according to claim 35, wherein the interface between the first region and the second region is the only interface between conducting materials in the trench.
Description
    FIELD OF THE INVENTION
  • [0001]
    This invention relates to semiconductor device manufacturing, particularly DRAM memory cells which include a trench capacitor and buried strap. More particularly, the invention relates to a simplified process for forming the trench capacitor.
  • BACKGROUND OF THE INVENTION
  • [0002]
    The ongoing reduction in size of electronic device elements, particularly memory devices, has led to the development of DRAM cells in which a typical cell comprises a transistor connected to a trench capacitor (that is, a capacitor formed in a trench etched into the substrate so as to consume minimal substrate surface area). Trench capacitors generally have an insulator (usually nitride or oxynitride) on the bottom and adjacent sidewalls of the trench serving as the capacitor dielectric, and regions of conductive doped polysilicon filling the trench serving as the capacitor plates or nodes.
  • [0003]
    Steps in a conventional process for forming a trench capacitor are shown in FIGS. 1A-1H. A trench 10 is etched into the substrate 1 (FIG. 1A); at this point in the overall device fabrication process, the substrate surface 5 is typically covered by a pad insulator 2 such as silicon nitride. A node dielectric 3 is deposited on the sidewalls and bottom of the trench and on top of the pad insulator 2. A layer of polysilicon 21 is deposited on this dielectric, thereby covering the top surface 11 of the pad insulator and filling the trench. The polysilicon is etched so that it is recessed in the trench; the node dielectric 3 is then removed from the top surface 11 and the upper sidewall 12 of the trench. The recessed polysilicon (forming a node at the bottom of the trench) and node dielectric thus appear as shown in FIG. 1B. Another dielectric layer 4 (typically oxide) is deposited on the top surface 11, the trench sidewalls 12 and the top surface 26 of the node polysilicon; this layer is etched so as to leave a collar in the interior of the trench on the upper sidewalls 12 (FIG. 1C). A second polysilicon deposition is performed to fill the trench and cover the surface 11; this polysilicon 22 is then polished (typically by chemical-mechanical polishing or CMP) so that it is coplanar with surface 11 (FIG. 1D). Polysilicon 22 is subsequently etched so that it is recessed in the trench (FIG. 1E). The collar 4 is then etched so that the top portion of the trench sidewall is again exposed (FIG. 1F). A third polysilicon deposition is performed, followed by planarization (FIG. 1G) and another etch process so that polysilicon 23 is recessed below the substrate surface 5 (FIG. 1H).
  • [0004]
    The trench capacitor structure 30 is subsequently covered at its top surface 25 by the shallow trench isolation (STI) 40, which also overlaps a portion of the trench capacitor as shown in FIG. 2. A CMOS transistor 50 having gate 51, source 52 and drain 53 is formed adjacent to the trench capacitor. A buried strap region 55 (formed by diffusion of dopants from polysilicon 22) connects the source 52 with polysilicon 23. The junction between polysilicon 23 and the buried strap 55 is called the buried strap junction. The collar 4 serves to prevent charge leakage from the capacitor at the buried strap junction.
  • [0005]
    As outlined above, the conventional process for forming a trench capacitor requires three polysilicon deposition steps, three polysilicon recess steps, and at least two planarization steps. This is a complicated and costly process, particularly with present-day 300 mm diameter substrates. The depositions typically are performed in a furnace and require long process times; the CMP planarization presents significant process control challenges when 300 mm substrates are used. In addition, the formation of three polysilicon regions 21, 22, 23 in the trench capacitor creates two polysilicon/polysilicon interfaces 31, 32 within the trench, resulting in increased internal resistance in the polysilicon; an increase in polysilicon resistance will in turn reduce device speed. There is a need for a trench capacitor formation process which requires fewer steps and can be practiced at lower cost, and preferably provides improved device performance.
  • SUMMARY OF THE INVENTION
  • [0006]
    The present invention addresses the above-described need by providing a simplified process for forming a trench capacitor, in which the required number of polysilicon deposition steps and planarization steps are reduced. In accordance with the present invention, this is done by using a removable material in the process of forming the collar structure; the removable material may be resist or spin-on glass. A first region of a first material is formed in the bottom portion of the trench. A collar structure of dielectric material is subsequently formed above this region on a portion of the trench sidewalls. The removable material is then provided in the trench, overlying the first material and in contact with the lower portion of the collar. The upper portion of the collar is then removed, after which the removable material is removed to again expose the upper surface of the first region. The upper portion of the collar and the adjacent portion of the removable material may advantageously be removed in the same process, such as a RIE process.
  • [0007]
    A second region of a second material, overlying and in contact with the first region, is then formed; the second region has an upper surface below the surface of the substrate. The materials in the first and second regions are conducting materials, typically polysilicon. The first region includes a dielectric layer (the node dielectric) at the bottom and lower walls of the trench. The second region typically extends above the collar structure and is in contact with a conducting region of the substrate at a sidewall of the trench; this conducting region is electrically connected to a transistor, so that the trench capacitor and the transistor form a DRAM cell.
  • [0008]
    In accordance with another aspect of the invention, a method is provided for forming a DRAM cell. This method includes forming a capacitor structure having two regions of polysilicon in the trench by a process including not more than two polysilicon deposition steps; the first polysilicon deposition step is performed before forming the dielectric collar, and the second deposition step is performed after forming the dielectric collar.
  • [0009]
    According to a further aspect of the invention, a capacitor structure is provided which includes a first region, including a dielectric layer and a first conducting material, in a bottom portion of the trench; a collar structure of a dielectric material on the sidewalls of the trench above the first region; and a second region, extending above the collar structure, including a second conducting material in contact with the first conducting material at an interface between the first region and the second region. The first material and the second material typically are polysilicon. The collar structure has a lower end disposed on a previously formed upper surface of the first region, so that the collar structure is self-aligned to that upper surface. Furthermore, the interface between the first region and the second region is the only interface between conducting materials in the trench.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0010]
    FIGS. 1A-1H illustrate steps in a conventional process for forming a trench capacitor for a DRAM cell.
  • [0011]
    FIG. 2 schematically illustrates a completed DRAM cell including a transistor and trench capacitor, with the trench capacitor formed according to the conventional process of FIGS. 1A-1H.
  • [0012]
    FIGS. 3A-3D illustrate steps in a simplified process for forming the trench capacitor, in accordance with a first embodiment of the invention.
  • [0013]
    FIG. 4 schematically illustrates a completed DRAM cell including a transistor and trench capacitor, with the trench capacitor formed in accordance with the invention.
  • [0014]
    FIGS. 5A-5D illustrate steps in a simplified process for forming the trench capacitor, in accordance with a second embodiment of the invention.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION
  • [0015]
    In accordance with the invention, a removable material is deposited on the node polysilicon 21 in the trench, and is subsequently removed. This permits the trench capacitor to be formed with two polysilicon deposition steps instead of three, as detailed below.
  • First Embodiment
  • [0000]
    Deposition and Removal of Resist
  • [0016]
    In this embodiment, the trench capacitor formation process begins as shown in FIGS. 1A-1C. A trench is etched in the substrate; node dielectric 3 and the node polysilicon 21 are deposited (typically as a blanket layer); the node polysilicon is recessed in the trench; and the collar 4 is formed on the upper sidewalls of the trench. Since the collar is formed after deposition of the polysilicon 21, the lower end of the collar is self-aligned to the upper surface of the polysilicon 21. Resist 61 is deposited on the substrate and inside the trench on top of node polysilicon 21, so as to fill the trench; this resist is then partially etched away so that it is removed from the top surface 11 and recessed inside the trench (FIG. 3A). The recess process exposes the upper portion of the collar 4, while the lower portion of the collar is still covered by the resist. The collar is then etched so that the top edge of the collar is coplanar with the top surface of resist 61 (FIG. 3B). The resist is then stripped, so that the top surface 26 of node polysilicon 21 is again exposed (FIG. 3C). A second polysilicon deposition process is then performed, so that polysilicon 62 covers the substrate and fills the trench. This polysilicon is planarized and etched so that it is removed from the top surface and recessed within the trench, as shown in FIG. 3D. The STI 40 is then formed, covering the top surface 65 of polysilicon 62 and overlapping the upper portion of the trench capacitor, as shown in FIG. 4. The transistor 50 is subsequently formed, along with buried strap 55 connecting the upper portion of polysilicon 62 with source region 52 of the transistor. A completed DRAM cell in accordance with this embodiment is shown in FIG. 4.
  • Second embodiment
  • [0000]
    Deposition and Removal of Spin-On Glass
  • [0017]
    In a second embodiment of the invention, spin-on glass (SOG) is used as the removable material. The process again begins with formation of the trench, deposition of the node dielectric 3 and node polysilicon 21, recessing of the node dielectric and node polysilicon, and formation of the collar 4 (see FIGS. 1A-1C). Spin-on glass 71 is then applied, covering the substrate and filling the trench (FIG. 5A). An etch process, preferably a reactive-ion etch (RIE) process, is performed to remove the SOG from the top surface 11, and then etch the collar 4 and the SOG 71 simultaneously in the trench. The collar oxide and the SOG have similar etch rates in the RIE process, so that they are recessed in the trench approximately the same amount (see FIG. 5B). An example of such a process is a RIE process using C5F8, C4F6 and/or CF4 chemistry, in which the collar oxide and the SOG can be etched with virtually the same etch rate. This embodiment thus offers an advantage by recessing the collar and SOG simultaneously; the step of etching the collar after recessing the filling material in the first embodiment is eliminated. This simplifies the process and reduces the cost.
  • [0018]
    The remaining portion of the SOG is then removed in a process that is selective to the collar oxide. An example of such a process is a hydrofluoric acid wet etch, in which SOG can be etched more than 10 times faster than the collar oxide. The resulting structure is shown in FIG. 5C (compare FIG. 3C); removal of the SOG results in the top surface 26 of the node polysilicon being exposed. A second polysilicon deposition process is then performed, covering the substrate and filling the trench with a second polysilicon material. This polysilicon is planarized and etched so that it is recessed within the trench, as in the first embodiment; the resulting structure is shown in FIG. 5D (compare FIG. 3D).
  • [0019]
    It is noteworthy that when the polysilicon material is etched in a RIE process, the material may be both removed from the top surface 11 and also recessed in the trench in the same process. This effectively combines planarization of the blanket polysilicon layer and recessing inside the trench into a single step.
  • [0020]
    As in the first embodiment, the STI 40 is then formed, covering the top surface 65 of polysilicon 62 and overlapping the upper portion of the trench capacitor, as shown in FIG. 4. The transistor 50 is subsequently formed, along with the buried strap 55 connecting the upper portion of polysilicon 62 with source region 52 of the transistor.
  • [0021]
    The trench capacitor of FIG. 4 may thus be formed according to either of the two embodiments described above.
  • [0022]
    A comparison of FIGS. 2 and 4 shows that a trench capacitor formed according to the present invention has two regions of polysilicon 21, 62 instead of three regions 21, 22, 23 as in the conventional trench capacitor. The trench capacitor formed according to the invention therefore has only one polysilicon/polysilicon interface instead of two in the conventional trench capacitor. It will be appreciated that, compared to the conventional trench capacitor formation process, a polysilicon deposition step and a planarization step are eliminated. The total process time and cost are accordingly reduced. Furthermore, the elimination of one polysilicon/polysilicon interface reduces the overall polysilicon resistance in the trench, thereby permitting improved device performance.
  • [0023]
    While the present invention has been described in conjunction with specific preferred embodiments, it would be apparent to those skilled in the art that many alternatives, modifications and variations can be made without departing from the scope and spirit of the invention. Accordingly, the invention is intended to encompass all such alternatives, modifications and variations which fall within the scope and spirit of the invention and the following claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5670805 *May 7, 1996Sep 23, 1997Kabushiki Kaisha ToshibaControlled recrystallization of buried strap in a semiconductor memory device
US6110792 *Aug 19, 1998Aug 29, 2000International Business Machines CorporationMethod for making DRAM capacitor strap
US6284665 *Dec 17, 1999Sep 4, 2001Applied Materials, Inc.Method for controlling the shape of the etch front in the etching of polysilicon
US6310375 *Jun 15, 1998Oct 30, 2001Siemens AktiengesellschaftTrench capacitor with isolation collar and corresponding manufacturing method
US6326658 *Sep 24, 1999Dec 4, 2001Kabushiki Kaisha ToshibaSemiconductor device including an interface layer containing chlorine
US6828191 *Jul 28, 1999Dec 7, 2004Siemens AktiengesellschaftTrench capacitor with an insulation collar and method for producing a trench capacitor
US6838334 *Jul 30, 2003Jan 4, 2005International Business Machines CorporationMethod of fabricating a buried collar
US6852590 *Jun 7, 2004Feb 8, 2005Nanya Technology CorporationDeep trench capacitor and method of fabricating the same
US7153738 *May 19, 2005Dec 26, 2006International Business Machines CorporationMethod for making a trench memory cell
US20040031992 *Aug 19, 2002Feb 19, 2004Infineon Technologies Richmond, LpDRAM having improved leakage performance and method for making same
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7709320 *Jun 28, 2006May 4, 2010International Business Machines CorporationMethod of fabricating trench capacitors and memory cells using trench capacitors
US7888722Feb 15, 2011International Business Machines CorporationTrench capacitors and memory cells using trench capacitors
US7888723Feb 15, 2011International Business Machines CorporationDeep trench capacitor in a SOI substrate having a laterally protruding buried strap
US8198169Jun 12, 2012International Business Machines CorporationDeep trench capacitor in a SOI substrate having a laterally protruding buried strap
US20080001196 *Jun 28, 2006Jan 3, 2008International Business Machines CorporationTrench capacitors and memory cells using trench capacitors and method of fabricating same
US20080246068 *Jun 13, 2008Oct 9, 2008Kangguo ChengTrench capacitors and memory cells using trench capacitors
US20090184356 *Jul 23, 2009International Business Machines CorporationDeep trench capacitor in a soi substrate having a laterally protruding buried strap
US20110092043 *Apr 21, 2011International Business Machines CorporationDeep trench capacitor in a soi substrate having a laterally protruding buried strap
Classifications
U.S. Classification438/243, 257/E21.396, 257/315, 257/E29.346
International ClassificationH01L29/788, H01L21/8242
Cooperative ClassificationH01L29/945, H01L27/1087, H01L29/66181
European ClassificationH01L27/108M4B6T, H01L29/66M6D6, H01L29/94B