Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070108472 A1
Publication typeApplication
Application numberUS 11/508,530
Publication dateMay 17, 2007
Filing dateAug 22, 2006
Priority dateNov 16, 2005
Also published asUS7868327
Publication number11508530, 508530, US 2007/0108472 A1, US 2007/108472 A1, US 20070108472 A1, US 20070108472A1, US 2007108472 A1, US 2007108472A1, US-A1-20070108472, US-A1-2007108472, US2007/0108472A1, US2007/108472A1, US20070108472 A1, US20070108472A1, US2007108472 A1, US2007108472A1
InventorsJae Jeong, Hyun Shin, Se Kwon, Yeon Mo
Original AssigneeJeong Jae K, Shin Hyun S, Kwon Se Y, Mo Yeon G
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Thin film transistor and method of manufacturing the same
US 20070108472 A1
Abstract
A thin film transistor (TFT) and a method of manufacturing the same, and more particularly, a TFT for reducing leakage current and a method of manufacturing the same are provided. The TFT includes a flexible substrate, a diffusion preventing layer formed on the flexible substrate, a buffer layer formed of at least two insulated materials on the diffusion preventing layer, a semiconductor layer formed on a region of the buffer layer to include a channel layer and a source and drain region, a gate insulating layer formed on the buffer layer including the semiconductor layer, a gate electrode formed on the gate insulating layer in a region corresponding to the channel layer, an interlayer insulating layer formed on the gate insulating layer including the gate electrode, and source and drain electrodes formed in the interlayer insulating layer to include a predetermined contact hole that exposes at least a region of the source and drain region and to be connected to the source and drain region.
Images(9)
Previous page
Next page
Claims(21)
1. An electronic device comprising a thin film transistor, the device comprising:
a flexible substrate comprising a metallic sheet;
a semiconductor layer formed over the flexible substrate, the semiconductor layer comprising a source region, a drain region and a channel region located between the source and drain regions;
a gate electrode formed over the semiconductor layer;
a gate insulating layer interposed between the gate electrode and the semiconductor layer;
a source electrode contacting the semiconductor layer;
a drain electrode contacting the semiconductor layer;
a buffer layer interposed between the flexible substrate and the semiconductor layer; and
a diffusion barrier comprising Ti or Ta and interposed between the flexible substrate and the buffer layer.
2. The device of claim 1, wherein the metallic sheet comprises one or more materials selected from the group consisting of stainless steel (SUS) and Ti.
3. The device of claim 1, wherein the diffusion barrier comprises one or more materials selected from the group consisting of TiN, TaSiN, TiSiN and TiAIN.
4. The device of claim 1, wherein the diffusion barrier has a thickness between about 100 nm and about 500 nm.
5. The device of claim 1, wherein the buffer layer comprises one or more materials selected from the group consisting of SiO2, SiNx and SiNO.
6. The device of claim 1, wherein the buffer layer has a thickness between about 50 nm and about 2 μm.
7. The device of claim 1, wherein the buffer layer comprises two or more layers, each comprising a material selected from the group consisting of SiO2, SiNx and SiNO.
8. The device of claim 7, wherein the buffer layer comprises a first layer comprising SiO2 and a second layer comprising SiNx.
9. The device of claim 8, wherein the buffer layer further comprises a third layer comprising SiO2 and a fourth layer comprising SiNx.
10. The device of claim 1, wherein the semiconductor layer comprises an organic semiconductor material.
11. A method of making an electronic device comprising a thin film transistor, the method comprising:
providing a flexible substrate comprising a metallic sheet;
forming a diffusion barrier over the flexible substrate, the diffusion barrier comprising Ti or Ta;
forming a buffer layer over the diffusion barrier;
forming a semiconductor layer over the buffer layer; and
subjecting the semiconductor layer to thermal annealing.
12. The method of claim 11, wherein the metallic sheet comprises one or more materials selected from the group consisting of stainless steel (SUS) and Ti.
13. The method of claim 11, the diffusion barrier comprises one or more materials selected from the group consisting of TiN, TaSiN, TiSiN and TiAIN.
14. The method of claim 11, wherein the buffer layer comprises one or more materials selected from the group consisting of SiO2, SiNx and SiNO.
15. The method of claim 11, wherein the buffer layer comprises two or more layers, each comprising a material selected from the group consisting of SiO2, SiNx and SiNO.
16. The method of claim 11, wherein the thermal annealing is conducted at a temperature between about 350 C. and about 450 C. for a period of time between about 10 minutes and about 1 hour.
17. The method of claim 11, further comprising doping impurities into one or more portions of the semiconductor layer prior to subjecting the semiconductor layer to the thermal annealing.
18. The method of claim 11, further comprising in sequence:
forming a capping layer over the semiconductor layer; and
forming a metal catalytic layer over the capping layer after forming the semiconductor layer and prior to subjecting the semiconductor layer to the thermal annealing.
19. The method of claim 18, wherein the metal catalytic layer comprises at least one selected from the group consisting of Ni, Pd, Ti, Ag, Au, Al, Sn, Sb, Cu, Co, Mo, Cr, Ru, Rh, Cd, and Pt.
20. The method of claim 11, wherein the thermal annealing comprises rapid thermal annealing (RTA).
21. An electronic device made by the method of claim 11.
Description
    CROSS-REFERENCE TO RELATED APPLICATIONS
  • [0001]
    This application claims the benefit of Korean Patent Application No. 10-2005-0109826, filed on Nov. 16, 2005; No. 10-2005-0115112, filed on Nov. 29, 2005; No. 10-2005-0115969, filed on Nov. 30, 2005; and No. 10-2005-0120898, filed on Dec. 9, 2005 in the Korean Intellectual Property Office, the disclosures of which are incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. Field of the Invention
  • [0003]
    The present invention relates to a thin film transistor (TFT) and a method of manufacturing the same, and more particularly, to a thin film transistor (TFT).
  • [0004]
    2. Description of the Related Technology
  • [0005]
    In general, flat panel displays (FPD) such as organic light emitting displays (OLED) and thin film transistor liquid crystal displays (TFT-LCD) can be made flexible. In order to make a display flexible, a flexible substrate is used. The flexible substrate may be a plastic substrate or a metal foil substrate.
  • [0006]
    The plastic substrate is typically made of a synthetic resin. However, when a TFT is formed on the plastic substrate, the substrate may be deformed. Thin films formed on the substrate may also be deformed due to, for example, infliction of moisture and oxygen.
  • [0007]
    On the other hand, the metal foil substrate, such as stainless steel (SUS) or Ti, has less flexibility than the plastic substrate. However, in a TFT formed on the metal foil substrate, the organic light emitting layer does not deteriorate due to the transmission of moisture and oxygen. In addition, the metal foil substrate can undergo a high temperature process. Therefore, the metal foil substrate can be used for a TFT having a polysilicon semiconductor layer made by a high temperature process.
  • [0008]
    In general, in order to form TFTs on a conductive substrate, in particular, a conductive thin film formed of SUS or Ti, an insulating buffer layer may be used between the conductive thin film and the TFTs. The TFTs formed over the buffer layer on the conductive thin film has similar electrical and structural properties as silicon on insulator (SOI). At this time, the LTPS obtained by low temperature heating an amorphous silicon layer to crystallize the amorphous silicon layer or by excimer laser annealing the amorphous silicon layer is used as a semiconductor layer that forms the TFTs.
  • [0009]
    In manufacturing the conventional TFT, impurities such as Cr, Fe, Ni, and C of the substrate are diffused into the semiconductor layer through the buffer layer during a predetermined thermal annealing process performed on the LTPS.
  • SUMMARY OF CERTAIN INVENTIVE ASPECTS
  • [0010]
    One aspect of the invention provides an electronic device comprising a thin film transistor. The device comprises: a flexible substrate comprising a metallic sheet; a semiconductor layer formed over the flexible substrate, the semiconductor layer comprising a source region, a drain region and a channel region located between the source and drain regions; a gate electrode formed over the semiconductor layer; a gate insulating layer interposed between the gate electrode and the semiconductor layer; a source electrode contacting the semiconductor layer; a drain electrode contacting the semiconductor layer; a buffer layer interposed between the flexible substrate and the semiconductor layer; and a diffusion barrier comprising Ti or Ta and interposed between the flexible substrate and the buffer layer.
  • [0011]
    The metallic sheet may comprise one or more materials selected from the group consisting of stainless steel (SUS) and Ti. The diffusion barrier may comprise one or more materials selected from the group consisting of TiN, TaSiN, TiSiN and TiAIN. The diffusion barrier may have a thickness between about 100 nm and about 500 nm. The buffer layer may comprise one or more materials selected from the group consisting of SiO2, SiNx and SiNO. The buffer layer may have a thickness between about 50 nm and about 2 μm. The buffer layer may comprise two or more layers, each comprising a material selected from the group consisting of SiO2, SiNx and SiNO. The buffer layer may comprise a first layer comprising SiO2 and a second layer comprising SiNx. The buffer layer may further comprise a third layer comprising SiO2 and a fourth layer comprising SiNx. The semiconductor layer may comprise an organic semiconductor material.
  • [0012]
    Another aspect of the invention provides a method of making an electronic device comprising a thin film transistor. The method comprises: providing a flexible substrate comprising a metallic sheet; forming a diffusion barrier over the flexible substrate, the diffusion barrier comprising Ti or Ta; forming a buffer layer over the diffusion barrier; forming a semiconductor layer over the buffer layer; and subjecting the semiconductor layer to thermal annealing.
  • [0013]
    The metallic sheet may comprise one or more materials selected from the group consisting of stainless steel (SUS) and Ti. The diffusion barrier may comprise one or more materials selected from the group consisting of TiN, TaSiN, TiSiN and TiAIN. The buffer layer may comprise one or more materials selected from the group consisting of SiO2, SiNx and SiNO. The buffer layer may comprise two or more layers, each comprising a material selected from the group consisting of SiO2, SiNx and SiNO. The thermal annealing may be conducted at a temperature between about 350 C. and about 450 C. for a period of time between about 10 minutes and about 1 hour. The method may further comprise doping impurities into one or more portions of the semiconductor layer prior to subjecting the semiconductor layer to the thermal annealing.
  • [0014]
    The method may further comprise in sequence: forming a capping layer over the semiconductor layer; and forming a metal catalytic layer over the capping layer after forming the semiconductor layer and prior to subjecting the semiconductor layer to the thermal annealing. The metal catalytic layer may comprise at least one selected from the group consisting of Ni, Pd, Ti, Ag, Au, Al, Sn, Sb, Cu, Co, Mo, Cr, Ru, Rh, Cd, and Pt. The thermal annealing may comprise rapid thermal annealing (RTA).
  • [0015]
    Another aspect of the invention provides an electronic device made by the method described above.
  • [0016]
    Yet another aspect of the invention provides a thin film transistor (TFT) in which impurities such as metal ions of a flexible substrate are prevented from being diffused into a semiconductor layer thereby reducing leakage current and a method of manufacturing the same.
  • [0017]
    Another aspect of the invention provides a thin film transistor (TFT) comprising a flexible substrate, a diffusion preventing layer formed on the flexible substrate, a buffer layer formed of at least a double layer on the diffusion preventing layer, a semiconductor layer formed on a region of the buffer layer to include a channel layer and a source and drain region, a gate insulating layer formed on the buffer layer and the semiconductor layer, a gate electrode formed on the gate insulating layer in a region corresponding to the channel layer, an interlayer insulating layer formed on the gate insulating layer and the gate electrode, and source and drain electrodes formed in the interlayer insulating layer to include a predetermined contact hole that exposes at least a region of the source and drain region and to be connected to the source and drain region.
  • [0018]
    Another aspect of the invention provides a TFT comprising a flexible substrate, a three-phase amorphous diffusion preventing layer formed of nonmetal on the flexible substrate, a buffer layer formed on the diffusion preventing layer of at least a double layer, a semiconductor layer formed on a region of the buffer layer to include a channel layer and a source and drain region, a gate insulating layer formed on the buffer layer and the semiconductor layer, a gate electrode formed on the gate insulating layer in a region corresponding to the channel layer, an interlayer insulating layer formed on the gate insulating layer and the gate electrode, and source and drain electrodes formed in the interlayer insulating layer to include a predetermined contact hole that exposes at least a region of the source and drain region and to be connected to the source and drain region.
  • [0019]
    Yet another aspect of the invention provides a TFT comprising a flexible substrate, a diffusion preventing layer formed on the flexible substrate, a buffer layer formed of at least a double layer on the diffusion preventing layer, a semiconductor layer formed on a region of the buffer layer to include a channel layer and a source and drain region so that the source and drain region is activated by a rapid thermal annealing (RTA) method, a gate insulating layer formed on the buffer layer and the semiconductor layer, a gate electrode formed on the gate insulating layer in a region corresponding to the channel layer, an interlayer insulating layer formed on the gate insulating layer and the gate electrode, and source and drain electrodes formed in the interlayer insulating layer to include a predetermined contact hole that exposes at least a region of the source and drain region and to be connected to the source and drain region.
  • [0020]
    Another aspect of the invention provides a TFT comprising a flexible substrate, a multiple buffer layer formed of at least a double layer on the substrate, a semiconductor layer formed on the buffer layer to include a source and drain region, a channel region, and a low density doping region, a first insulating layer formed on the semiconductor layer, a gate electrode formed on the first insulating layer to correspond to the semiconductor layer, a second insulating layer formed on the gate electrode, and source and drain electrodes electrically connected to the semiconductor layer through a contact hole formed in the first insulating layer and the second insulating layer.
  • [0021]
    Another aspect of the invention provides a method of manufacturing a TFT. The method comprises the steps of forming a diffusion preventing layer on a flexible substrate, forming a buffer layer on the diffusion preventing layer of at least a double layer, forming an amorphous silicon layer on the buffer layer and crystallizing the amorphous silicon layer to a poly silicon layer to be patterned to a predetermined shape so that a semiconductor layer is formed, forming a gate insulating layer on the buffer layer and the semiconductor layer, forming a gate electrode on a region of the gate insulating layer, ion doping a remaining region excluding a region corresponding to the gate electrode of the semiconductor layer using the gate electrode as a mask so that the semiconductor layer is divided into a channel layer and a source and drain region, forming an interlayer insulating layer on the gate insulating layer and the gate electrode, performing a thermal annealing process in a furnace at a temperature of about 350 C. to about 450 C. for 10 minutes to 1 hour to activate the semiconductor layer, and providing a predetermined contact hole that exposes at least a region of the source and drain region to form source and drain electrodes to be connected to the source and drain region through the contact hole.
  • [0022]
    Another aspect of the invention provides a method of manufacturing a TFT, the method comprising the steps of providing a flexible substrate, forming a three-phase amorphous diffusion preventing layer formed of nonmetal on the flexible substrate, forming a buffer layer on the diffusion preventing layer, forming an amorphous silicon layer on the buffer layer, forming a capping layer on the amorphous silicon layer, forming a metal catalytic layer on the capping layer, performing a thermal annealing process on the substrate to crystallize the amorphous silicon layer to a poly silicon layer, removing the metal catalytic layer and the capping layer, patterning the poly silicon layer to form a semiconductor layer, and forming a gate insulating layer, a gate electrode, an interlayer insulating layer, and source and drain electrodes on the flexible substrate where the semiconductor layer is formed.
  • [0023]
    Yet another aspect of the invention provides a method of manufacturing a TFT, the method comprising the steps of forming a diffusion preventing layer on a flexible substrate, forming a buffer layer on the diffusion preventing layer of at least a double layer, forming an amorphous silicon layer on the buffer layer and crystallizing the amorphous silicon layer to a poly silicon layer to be patterned to a predetermined shape so that a semiconductor layer is formed, forming a gate insulating layer on the buffer layer and the semiconductor layer, forming a gate electrode on a region of the gate insulating layer, ion doping a remaining region excluding a region corresponding to the gate electrode of the semiconductor layer using the gate electrode as a mask so that the semiconductor layer is divided into a channel layer and an ohmic contact layer, forming an interlayer insulating layer on the gate insulating layer and the gate electrode, activating the semiconductor layer by a RTA method, and providing a predetermined contact hole that exposes at least a region of the ohmic contact layer to form source and drain electrodes to be connected to the ohmic contact layer through the contact hole.
  • [0024]
    Another aspect of the invention provides a method of manufacturing a TFT, the method comprising the steps of forming a buffer layer obtained by laminating at least two insulating layers on a flexible substrate, forming a patterned semiconductor layer on the buffer layer, forming a first insulating layer on the semiconductor layer, forming a gate electrode on the first insulating layer to pattern the gate electrode to correspond to the semiconductor layer, ion implanting low density impurities into the semiconductor layer pattern using the gate electrode as a mask to form a low density doping region, applying photoresist on the semiconductor layer, defining a contact hole doping region by photolithography, ion implanting high density impurities into the opened source and drain region to form a source and drain region, and removing the photoresist, forming a second insulating layer on the gate electrode, forming a contact hole that passes through the first insulating layer and the second insulating layer, depositing an electrode, and patterning a source electrode and a drain electrode.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0025]
    These and/or other objects and advantages of the invention will become apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
  • [0026]
    FIGS. 1A to 1G are sectional views illustrating a thin film transistor (TFT) according to a first embodiment and a method of manufacturing the same;
  • [0027]
    FIGS. 2A to 2C are sectional views illustrating a leakage current property according to the first embodiment;
  • [0028]
    FIGS. 3A to 3D are sectional views illustrating a TFT according to a second embodiment and a method of manufacturing the same;
  • [0029]
    FIGS. 4A and 4B are sectional views illustrating a TFT according to a third embodiment and a method of manufacturing the same; and
  • [0030]
    FIGS. 5A to 5C are sectional views illustrating a TFT according to a fourth embodiment.
  • DETAILED DESCRIPTION OF CERTAIN INVENTIVE EMBODIMENTS
  • [0031]
    Hereinafter, embodiments of the invention will be described with reference to the accompanying drawings.
  • [0032]
    FIGS. 1A to 1F illustrate a thin film transistor (TFT) according to a first embodiment and a method of manufacturing the same. Referring to FIGS. 1A to 1F, in the TFT, a diffusion preventing layer 110 is formed on a flexible substrate 100. At this time, the flexible substrate 100 may include a metal foil. The metal foil may include stainless steel (SUS) or Ti.
  • [0033]
    In one embodiment, the diffusion preventing layer 110 may be formed of TiN to a thickness of about 100 nm to about 400 nm. The diffusion preventing layer 110 is formed to prevent impurities such as Cr, Fe, Ni, and C from being diffused from the substrate 100 into a semiconductor layer 130 through a buffer layer 120 during a predetermined thermal annealing process (FIG. 1A).
  • [0034]
    The buffer layer 120 is formed on the diffusion preventing layer 110. The buffer layer 120 is formed to prevent the flexible substrate 100 from being damaged by factors such as heat applied from the outside. In one embodiment, the buffer layer 120 may have a single layer. In another embodiment, the buffer layer 120 may have two or more layers so that the metal materials do not easily pass through the buffer layer 120. For example, the buffer layer 120 may have a first SiO2 layer 120 a and a first SiNx layer 120 b which are laminated together. In one embodiment, the first SiO2 layer 120 a is formed to a thickness from about 200 nm to about 1 μm, and the first SiNx layer 120 b is formed to a thickness from about 50 nm to about 200 nm. The positions of the first SiO2 layer 120 a and the SiNx layer 120 b may be reversed.
  • [0035]
    Also, as illustrated in FIG. 1G, the buffer layer 120 may be obtained by laminating a first SiO2 layer 120 a, a first SiNx layer 120 b, a second SiO2 layer 120 c, and a second SiNx layer 120 d. In one embodiment, the first SiO2 layer 120 a has a thickness from about 200 nm to about 1 μm. The first SiNx layer 120 b may have a thickness from about 50 nm to about 200 nm. The second SiO2 layer 120 c may have a thickness of from about 50 nm to about 1 μm. The second SiNx layer 120 d may have a thickness from about 50 nm to about 200 nm. The positions of the SiO2 layers 120 a and 120 c and the SiNx layers 120 b and 120 d may be reversed (FIG. 1B).
  • [0036]
    Then, the semiconductor layer 130 including a channel layer 130 a and a source and drain region 130 b is formed on a region of the buffer layer 120. In one embodiment, the semiconductor layer 130 includes poly silicon. In order to form the poly silicon, first, an amorphous silicon layer is formed on the buffer layer 120. Then, after performing a dehydrogenating process by heating the amorphous silicon layer at a temperature of about 430 C. to remove the hydrogen component from the amorphous silicon layer, the dehydrogenated amorphous silicon layer is crystallized. In one embodiment, the amorphous silicon layer is crystallized using an excimer laser anneal (ELA) method. When the amorphous silicon layer is crystallized to a poly silicon layer, the crystallized poly silicon layer is patterned to form the semiconductor layer 130 (FIG. 1C).
  • [0037]
    Then, a gate insulating layer 140 is formed on the buffer layer 120 and the semiconductor layer 130 (FIG. 1D). A metal layer (not shown) is formed on the gate insulating layer 140 and the metal layer is patterned to form a gate electrode 150 (FIG. 1E). Then, the remaining region excluding the channel layer 130 a from the semiconductor layer 130 is doped with an n-type dopant (n+) or a p-type dopant (p+) using the gate electrode 150 as a mask.
  • [0038]
    Next, an interlayer insulating layer 160 is formed on the buffer layer 120 and the gate electrode 150 and the semiconductor layer 130. After forming the interlayer insulating layer 160, an activation process is performed on the semiconductor layer 130. On the other hand, when the amorphous semiconductor layer 130 is crystallized to form a poly semiconductor layer and the poly semiconductor layer 130 is doped with ion shower, high energy dopants collide with barrier ribs to damage annealed silicon barrier ribs. Therefore, the semiconductor layer 130 becomes an amorphous semiconductor layer and interstitial doping atoms exist so that the dopant does not function well. Therefore, the thermal annealing process is performed to anneal the semiconductor layer 130 so that the dopant becomes substitutional, which is referred to as the activation process. At this time, the activation process is performed in a furnace at a temperature from about 350 C. to about 450 C. for 10 minutes to 1 hour.
  • [0039]
    Then, a contact hole 170 that exposes the source and drain region 130 b through the interlayer insulating layer 160 is formed. In a subsequent process, source and drain electrodes 180 a and 180 b electrically connected to the source and drain region 130 b through the contact hole 170 are formed (FIG. 2F).
  • [0040]
    In the above-described processes of manufacturing the TFT, high thermal annealing is required for the activation process of the semiconductor layer 130. At this time, the distance by which the impurities such as the metal ions of the flexible substrate 100 are diffused into the semiconductor layer 130 may be represented by EQUATION 1.
    x=(D 0exp(−E*/RT)t)1/2  Equation 1
  • [0041]
    wherein, x, D0, t, T, and E* represent a diffusion distance, a constant, a diffusion time, a temperature, and an energy barrier, respectively.
  • [0042]
    It is noted from EQUATION 1 that the diffusion distance x is exponentially proportionate to the temperature T and is proportionate to the time t1/2. Therefore, it is possible to reduce the diffusion distance x of the impurities by reducing the temperature T and the time at which and for which the activation process is performed.
  • [0043]
    FIGS. 2A to 2C are sectional views illustrating a leakage current property according to a first embodiment. TABLE 1 illustrates display data of FIGS. 2A to 2C. TABLE 1 will be described with reference to FIGS. 2A to 2C.
    TABLE 1
    activation Mobility
    condition (cm2/Vs) s-factor Ioff, min Vth (V)
    450 C., 2 hr 43.0 2.19 1.160e−11 −3.7
    400 C., 2 hr 38.0 1.65 6.31e−12 −4.6
    400 C., 0.5 hr 49.3 1.08 2.51e−12 −5.0
  • [0044]
    It is noted from FIGS. 2A to 2C and TABLE 1 that the leakage current is 1.160e−11 when the process of activating the semiconductor layer is performed at the temperature of 450 C. for 2 hours. The leakage current is 6.31e−12 when the process of activating the semiconductor layer is performed at the temperature of 400 C. for 2 hours. Also, the leakage current is 2.51e−12 when the process of activating the semiconductor layer is performed at the temperature of 400 C. for 30 minutes. That is, the leakage current is smallest when the process of activating the semiconductor layer is performed at the temperature of 400 C. for 30 minutes as illustrated in FIG. 2C. In one embodiment, annealing may be performed at a temperature of about 400 C. for about 30 minutes to reduce a leakage current.
  • [0045]
    FIGS. 3A to 3D are sectional views illustrating a TFT according to a second embodiment. Referring to FIGS. 3A to 3D, first, a flexible substrate 200 is provided. In one embodiment, the flexible substrate 200 is formed of SUS or Ti.
  • [0046]
    Then, a diffusion preventing layer or diffusion barrier layer 210 is formed on the flexible substrate 200. In one embodiment, the diffusion preventing layer 210 may be formed of a three-phase amorphous material, such as TaSiN or TiSiN. The diffusion barrier layer 210 may be formed by a sputtering method to a thickness of about 100 nm to about 500 nm.
  • [0047]
    A buffer layer 220 is formed on the diffusion preventing layer 210. The buffer layer 220 is formed of one of SiO2, SiNx, and SiO2/SiNx. In one embodiment, the buffer layer 220 may be formed by the sputtering method. In one embodiment, the buffer layer 220 has a thickness of about 50 nm to about 200 nm. The buffer layer 220 may prevent impurities from being diffused from the flexible substrate 200 into the semiconductor layer. The buffer layer 220 may also control the speed at which heat is transmitted during super grained Si (SGS) annealing so that a semiconductor layer 230 is successfully annealed (FIG. 3A).
  • [0048]
    Then, the semiconductor layer 230 is formed on the buffer layer 220. First, the semiconductor layer 230 is formed of amorphous silicon. Then, a dehydrogenation process is performed so that hydrogen does not reside in the amorphous silicon layer.
  • [0049]
    A capping layer 240 is formed on the semiconductor layer 230. The capping layer 240 is formed of one of SiO2, SiNx, and SiO2/SiNx. In one embodiment, the capping layer 240 may be formed by a plasma enhanced chemical vapor deposition (PECVD) method and the sputtering method. In one embodiment, the capping layer 240 may have a thickness of about 50 nm to about 200 nm. The capping layer 240 may selectively diffuse or penetrate Ni from a metal catalytic layer 250 which will be formed in a subsequent process to the interface between the semiconductor layer 230 and the capping layer 240.
  • [0050]
    The metal catalytic layer 250 is formed on the capping layer 240. The metal catalytic layer 250 may be formed on the capping layer 240. The metal catalytic layer 250 is deposited with Ni that is an annealing induction material. A surface density of Ni may be between about 1013 and about 1014 atoms/cm2. Ni of the metal catalytic layer 250 serves as the annealing induction material, and forms a seed that is a core of annealing on the interface of the semiconductor layer 230 to form a grain. In the illustrated embodiment, Ni is used as the metal catalytic layer 250. In other embodiments, the metal catalytic layer 250 may include at least one selected from the group consisting of Ni, Pd, Ti, Ag, Au, Al, Sn, Sb, Cu, Co, Mo, Cr, Ru, Rh, Cd, and Pt (FIG. 3A).
  • [0051]
    Then, the flexible substrate 200 is heated by a heating device such as a furnace and a rapid thermal annealing (RTA) process or laser. The thermal annealing process is performed to diffuse or penetrate Ni that is the annealing induction material of the metal catalytic layer 250 to move Ni to the interfaces of the capping layer 240 and the semiconductor layer 230. Therefore, a seed 231 is formed so that the amorphous silicon layer is crystallized to a poly silicon layer having a grain 232 by the seed 231.
  • [0052]
    As described above, the amorphous silicon layer may be crystallized to the poly silicon layer by an SGS method in which the capping layer and the metal catalytic material are formed on the amorphous silicon layer to be annealed. In such an embodiment, the size of the grains is between several microns and several hundred microns and the grains are very rough. Also, a grain boundary that operates as a barrier that prevents electrons or holes from moving is formed in the grain so that the electrons or holes can easily move therethrough as the size of the grain increases and that the speed of the electrons or holes may increase.
  • [0053]
    After crystallizing the amorphous silicon layer to the poly silicon layer through the thermal annealing process, the capping layer 240 and the metal catalytic layer 250 are removed (FIG. 3C).
  • [0054]
    Then, the semiconductor layer 230 is patterned and a gate insulating layer 260 is formed on the semiconductor layer 230. At this time, the gate insulating layer 260 may be formed of an oxide film or a nitride film by the PECVD method. In one embodiment, the gate insulating layer 260 may be formed to a thickness of about 500 to about 1,000Å.
  • [0055]
    A gate electrode 270 is formed on the gate insulating layer 260. The gate electrode 270 is formed on the gate insulating layer 260 of one conductive metal selected from the group consisting of Al, Mo, Ta, Cr, Ti, and Cu by the sputtering method. In one embodiment, the gate electrode 270 may be formed to a thickness of about 2,000 to about 4,000Å and is patterned to a predetermined shape.
  • [0056]
    Then, an interlayer insulating layer 280 is formed on the gate electrode 270. The interlayer insulating layer 280 may be formed of the same material and by the same method as the material and method of which and by which the gate insulating layer 260 is formed.
  • [0057]
    Source and drain electrodes 290 a and 290 b are formed on the interlayer insulating layer 280 to be electrically connected to the source and drain region 230 b of the semiconductor layer 230 through a contact hole 265 formed in the gate insulating layer 270 and the interlayer insulating layer 280. The source and drain electrodes 290 may be formed by applying photoresist on the metal layer to be patterned to a predetermined shape (FIG. 3D).
  • [0058]
    FIGS. 4A and 4B are sectional views illustrating a TFT according to a third embodiment. Referring to FIGS. 4A and 4B, the TFT includes a flexible substrate 300, a diffusion preventing layer 310, a buffer layer 320, a semiconductor layer 330, a gate insulating layer 340, a gate electrode 350, an interlayer insulating layer 360, and source and drain electrodes 370 a and 370 b.
  • [0059]
    Since the configuration of this embodiment is the same as that of the embodiment described above with reference to FIGS. 1A to 1F except for the process of activating the semiconductor layer 330, only the activation process will be described below. The process of activating the semiconductor layer 330 is performed by a rapid thermal annealing (RTA) method at a temperature from about 500 C. to about 650 C. for about 30 seconds to about 2 minutes. The RTA method may be performed using an IR lamp. When a metal substrate is instantaneously heated, the metal substrate can be thermally annealed without being damaged within several seconds even at a temperature more than a metal distortion point.
  • [0060]
    The buffer layer 320 may be obtained by laminating a first SiO2 layer 320 a and a first SiNx layer 320 b as illustrated in FIG. 4A. In another embodiment, the buffer layer 320 may be obtained by laminating the first SiO2 layer 320 a, the first SiNx layer 320 b, a second SiO2 layer 320 c, and a second SiNx layer 320 d as illustrated in FIG. 4B. In one embodiment, the first SiO2 layer 320 a is formed to a thickness of about 200 nm to about 1 μm. The first SiNx layer 320 b may be formed to a thickness of about 50 nm to about 200 nm. The second SiO2 layer 320 c may be formed to a thickness of about 50 nm to about 1 μm. The second SiNx layer 320 d may be formed to a thickness of about 50 nm to about 200 nm. The positions of the SiO2 layers 320 a and 320 c and the SiNx layers 320 b and 320 d may be reversed.
  • [0061]
    FIGS. 5A to 5C are sectional views illustrating a TFT according to a fourth embodiment. Referring to FIGS. 5A to 5C, the TFT includes a flexible substrate 400, a buffer layer 410, a semiconductor layer 420, a first insulating layer 430, a gate electrode 440, a second insulating layer 450, and source and drain electrodes 460 a and 460 b.
  • [0062]
    In one embodiment, the flexible substrate is formed of metal foil such as SUS or Ti. When the flexible substrate 400 is formed of the metal foil such as SUS, a buffer layer 120 that prevents impurities from being diffused is formed subsequent to forming of the TFT.
  • [0063]
    In one embodiment, the buffer layer 410 has two or more layers over the flexible substrate 400. The buffer layer 410 prevents the impurities from being diffused into the semiconductor layer 420 in a process of converting the amorphous silicon layer formed on the flexible substrate 400 into the poly silicon layer using one (for example, the ELA method) of various annealing methods. The buffer layer 410 is formed of SiO2 and SiNx layers 410 a and 410 b so that the SiO2 layer 410 a is formed to a thickness of about 200 nm to about 1 μm and the SiNx layer 410 b is formed to a thickness of about 50 nm to about 200 nm. In another embodiment, the positions of the SiO2 layer 410 a and the SiNx layer 410 b may be reversed.
  • [0064]
    The semiconductor layer 420 is formed on the buffer layer 410 of an amorphous silicon layer (not shown) so that the amorphous silicon layer is crystallized to the poly silicon layer using various annealing methods. In one embodiment, the LTPS is formed using the ELA method. The poly silicon layer formed by the annealing process is patterned to form the semiconductor layer 420. Also, after forming the gate electrode 430 in a subsequent process, low density impurities are doped into the semiconductor layer 420 with a concentration of about 1011 to about 1012 ions/cm2 per unit area using the gate electrode 430 as a mask to form a low density doping region 420 b. Hereinafter, the low density doping region 420 b is referred to as a lightly doped drain (LDD).
  • [0065]
    After forming the LDD 420 b, a photoresist (not shown) is applied to define a contact hole doping region by photolithography. Then, after high density impurities are doped into the source and drain regions 420 c of the semiconductor layer 420 to about 1011 to about 1012 ions/cm2 per unit area, the photoresist is removed. Therefore, the highly doped source and drain region 420 c and the LDD 420 b are formed in the semiconductor layer 420. The resulting semiconductor layer 420 includes a channel region 420 a which is substantially free of impurities, the LDD 420 b, and the source and drain regions 420 c for receiving an electrical signal.
  • [0066]
    The LDD 420 b of the semiconductor layer 420 prevents unexpected impurities from deteriorating the property of the TFT even if the impurities are diffused from the flexible substrate 100 into the channel region 420 a. Also, since the LDD 420 b is separated from the gate electrode 440, the influence of the electric field applied from the source and drain region 420 c having a uniform electric potential to the gate electrode 440 is reduced. Therefore, the leakage current that flows between the source and drain region 420 c when the TFT is in an off state is reduced, which improves the off current property of the TFT.
  • [0067]
    The first insulating layer 430 is formed on the semiconductor layer 420. The first insulating layer 430 insulates the semiconductor layer 420 and the gate electrode 440 from each other. In one embodiment, an oxide film or a nitride film is used as an insulating material of the first insulating layer 430. However, it is not limited to the above.
  • [0068]
    The gate electrode 440 is formed on the first insulating layer 430. The gate electrode 440 is formed on the channel region 420 a of the semiconductor layer 420 in a predetermined pattern. The gate electrode 440 may be formed of one selected from the group consisting of Al, MoW, Mo, Cu, Ag, an Ag alloy, an Al alloy, and ITO. However, it is not limited to the above.
  • [0069]
    The second insulating layer 450 is formed on the first insulating layer 430 and the gate electrode 440. The second insulating layer 450 may be formed of the same material as the first insulating layer 430.
  • [0070]
    Source and drain electrodes 460 a and 460 b are formed on the second insulating layer 450 to be electrically connected to the source and drain region 430 c of the semiconductor layer 420 through a contact hole 470 formed in the first insulating layer 430 and the second insulating layer 450 (FIG. 5A).
  • [0071]
    On the other hand, a diffusion preventing layer 405 may be further formed between the flexible substrate 400 and the buffer layer 410. The diffusion preventing layer 405 effectively prevents impurities from being diffused into the semiconductor layer 420 through the flexible substrate 400 when the amorphous silicon layer is crystallized to the poly silicon layer. In one embodiment, the diffusion preventing layer 405 is formed of TiN, TiAIN, and TaSiN to a thickness of about 1 nm to about 400 nm. Also, a third insulating layer 415 may be further formed to prevent unexpected voltage and external noise from being received from the outside through the bottom surface of the flexible substrate 400. Therefore, even if the impurities are diffused from the flexible substrate 100 into the channel region 420 a, the LDD 420 b prevents the property of the TFT from deteriorating (FIG. 5B).
  • [0072]
    The buffer layer 410 may also have SiO2 and SiNO layers 410 c and 410 d formed over the SiO2 and SiNx layers 410 a and 410 b. In one embodiment, the SiO2 layer 410 c may be formed to a thickness of about 50 nm to about 1 μm. The SiNo layer 410 d may be formed to a thickness of about 50 nm to about 200 nm (FIG. 5C).
  • [0073]
    According to the embodiments described above, the diffusion preventing layer and the buffer layer obtained by laminating at least two layers are included and the activation process temperature and time are reduced. This configuration prevents impurities of the flexible substrate from being diffused into the semiconductor layer during the process of activating the semiconductor layer. Thus, a leakage current can be reduced.
  • [0074]
    Although a few embodiments of the present invention have been shown and described, it would be appreciated by those skilled in the art that changes might be made in this embodiment without departing from the principles and spirit of the invention, the scope of which is defined in the claims and their equivalents.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5225372 *Dec 24, 1990Jul 6, 1993Motorola, Inc.Method of making a semiconductor device having an improved metallization structure
US5950077 *Aug 13, 1997Sep 7, 1999Sharp Kabushiki KaishaSemiconductor device and manufacturing method thereof
US5969376 *Aug 23, 1996Oct 19, 1999Lucent Technologies Inc.Organic thin film transistor having a phthalocyanine semiconductor layer
US6682963 *Sep 14, 2001Jan 27, 2004Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US6765249 *Jul 16, 2003Jul 20, 2004Sharp Laboratories Of America, Inc.Thin-film transistors formed on a flexible substrate
US6878607 *Oct 2, 2002Apr 12, 2005Seiko Epson CorporationThin film device transfer method, thin film device, thin film integrated circuit device, active matrix board, liquid crystal display, and electronic apparatus
US7235850 *Nov 19, 2004Jun 26, 2007Samsung Sdi Co., Ltd.Thin film transistor, method of fabricating the same, and flat panel display using thin film transistor
US20010041392 *May 11, 2001Nov 15, 2001Hideomi SuzawaSemiconductor device and manufacturing method thereof
US20020086453 *Dec 28, 2001Jul 4, 2002Kim Hyun JinMethod of fabricating a liquid crystal display with reduced contact resistance
US20030047732 *Jul 31, 2002Mar 13, 2003Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and manufacturing method thereof
US20040089878 *Jun 30, 2003May 13, 2004Matsushita Electric Industrial Co., Ltd.Thin-film transistor, panel, and methods for producing them
US20040124451 *Jun 17, 2003Jul 1, 2004Oh Jae YoungThin film transistor array substrate and method for manufacturing the same
US20050236623 *Apr 22, 2005Oct 27, 2005Nec CorporationSemiconductor device
US20050282357 *Aug 9, 2005Dec 22, 2005Semiconductor Energy Laboratory Co., Ltd.Method of peeling off and method of manufacturing semiconductor device
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7645337Nov 18, 2004Jan 12, 2010The Trustees Of Columbia University In The City Of New YorkSystems and methods for creating crystallographic-orientation controlled poly-silicon films
US7679028May 4, 2007Mar 16, 2010The Trustees Of Columbia University In The City Of New YorkMethods for producing uniform large-grained and grain boundary location manipulated polycrystalline thin film semiconductors using sequential lateral solidification
US7704862Feb 6, 2007Apr 27, 2010The Trustees Of Columbia UniversitySurface planarization of thin silicon films during and after processing by the sequential lateral solidification method
US7709378Aug 10, 2006May 4, 2010The Trustees Of Columbia University In The City Of New YorkMethod and apparatus for processing thin metal layers
US7718517Aug 19, 2003May 18, 2010Im James SSingle-shot semiconductor processing system and method having various irradiation patterns
US7759230Mar 7, 2006Jul 20, 2010The Trustees Of Columbia University In The City Of New YorkSystem for providing a continuous motion sequential lateral solidification for reducing or eliminating artifacts in overlap regions, and a mask for facilitating such artifact reduction/elimination
US7902052Jan 14, 2008Mar 8, 2011The Trustees Of Columbia University In The City Of New YorkSystem and process for processing a plurality of semiconductor thin films which are crystallized using sequential lateral solidification techniques
US7906414Feb 18, 2010Mar 15, 2011The Trustees Of Columbia University In The City Of New YorkSingle-shot semiconductor processing system and method having various irradiation patterns
US7964480Oct 23, 2007Jun 21, 2011Trustees Of Columbia University In The City Of New YorkSingle scan irradiation for crystallization of thin films
US8012861Nov 21, 2008Sep 6, 2011The Trustees Of Columbia University In The City Of New YorkSystems and methods for preparing epitaxially textured polycrystalline films
US8034698Oct 16, 2007Oct 11, 2011The Trustees Of Columbia University In The City Of New YorkSystems and methods for inducing crystallization of thin films using multiple optical paths
US8063338Dec 22, 2009Nov 22, 2011The Trustees Of Columbia In The City Of New YorkEnhancing the width of polycrystalline grains with mask
US8221544Dec 2, 2005Jul 17, 2012The Trustees Of Columbia University In The City Of New YorkLine scan sequential lateral solidification of thin films
US8278659Sep 25, 2009Oct 2, 2012The Trustees Of Columbia University In The City Of New YorkUniform large-grained and grain boundary location manipulated polycrystalline thin film semiconductors formed using sequential lateral solidification and devices formed thereon
US8411713Sep 9, 2009Apr 2, 2013The Trustees Of Columbia University In The City Of New YorkProcess and system for laser crystallization processing of film regions on a substrate to minimize edge areas, and structure of such film regions
US8415670Sep 25, 2008Apr 9, 2013The Trustees Of Columbia University In The City Of New YorkMethods of producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films
US8426296Aug 29, 2011Apr 23, 2013The Trustees Of Columbia University In The City Of New YorkSystems and methods for preparing epitaxially textured polycrystalline films
US8440581May 10, 2010May 14, 2013The Trustees Of Columbia University In The City Of New YorkSystems and methods for non-periodic pulse sequential lateral solidification
US8445365Jun 21, 2011May 21, 2013The Trustees Of Columbia University In The City Of New YorkSingle scan irradiation for crystallization of thin films
US8465795 *May 20, 2008Jun 18, 2013Palo Alto Research Center IncorporatedAnnealing a buffer layer for fabricating electronic devices on compliant substrates
US8476144Apr 9, 2010Jul 2, 2013The Trustees Of Columbia University In The City Of New YorkMethod for providing a continuous motion sequential lateral solidification for reducing or eliminating artifacts in edge regions, and a mask for facilitating such artifact reduction/elimination
US8479681Feb 1, 2011Jul 9, 2013The Trustees Of Columbia University In The City Of New YorkSingle-shot semiconductor processing system and method having various irradiation patterns
US8557040Nov 21, 2008Oct 15, 2013The Trustees Of Columbia University In The City Of New YorkSystems and methods for preparation of epitaxially textured thick films
US8569155Feb 27, 2009Oct 29, 2013The Trustees Of Columbia University In The City Of New YorkFlash lamp annealing crystallization for large area thin films
US8598588Dec 5, 2006Dec 3, 2013The Trustees Of Columbia University In The City Of New YorkSystems and methods for processing a film, and thin films
US8614471Sep 22, 2008Dec 24, 2013The Trustees Of Columbia University In The City Of New YorkCollections of laterally crystallized semiconductor islands for use in thin film transistors
US8617313Jul 12, 2012Dec 31, 2013The Trustees Of Columbia University In The City Of New YorkLine scan sequential lateral solidification of thin films
US8663387Mar 9, 2006Mar 4, 2014The Trustees Of Columbia University In The City Of New YorkMethod and system for facilitating bi-directional growth
US8680427Apr 7, 2009Mar 25, 2014The Trustees Of Columbia University In The City Of New YorkUniform large-grained and gain boundary location manipulated polycrystalline thin film semiconductors formed using sequential lateral solidification and devices formed thereon
US8715412Jan 14, 2013May 6, 2014The Trustees Of Columbia University In The City Of New YorkLaser-irradiated thin films having variable thickness
US8734584Aug 20, 2009May 27, 2014The Trustees Of Columbia University In The City Of New YorkSystems and methods for creating crystallographic-orientation controlled poly-silicon films
US8754406 *Jul 20, 2011Jun 17, 2014Samsung Display Co., Ltd.Organic light emitting diode device with a plurality of buffer layers and method of manufacturing the same
US8796159Mar 9, 2006Aug 5, 2014The Trustees Of Columbia University In The City Of New YorkProcesses and systems for laser crystallization processing of film regions on a substrate utilizing a line-type beam, and structures of such film regions
US8802580Nov 13, 2009Aug 12, 2014The Trustees Of Columbia University In The City Of New YorkSystems and methods for the crystallization of thin films
US8859436Mar 11, 2009Oct 14, 2014The Trustees Of Columbia University In The City Of New YorkUniform large-grained and grain boundary location manipulated polycrystalline thin film semiconductors formed using sequential lateral solidification and devices formed thereon
US8871022Oct 14, 2013Oct 28, 2014The Trustees Of Columbia University In The City Of New YorkSystems and methods for preparation of epitaxially textured thick films
US8883656Aug 1, 2013Nov 11, 2014The Trustees Of Columbia University In The City Of New YorkSingle-shot semiconductor processing system and method having various irradiation patterns
US8889569May 13, 2013Nov 18, 2014The Trustees Of Columbia University In The City Of New YorkSystems and methods for non-periodic pulse sequential lateral soldification
US8937313 *May 22, 2012Jan 20, 2015Samsung Display Co., Ltd.Semiconductor device and method of manufacturing the same
US9012309Oct 16, 2013Apr 21, 2015The Trustees Of Columbia University In The City Of New YorkCollections of laterally crystallized semiconductor islands for use in thin film transistors
US9040368 *May 14, 2014May 26, 2015Shenzhen China Star Optoelectronics Technology Co., Ltd.Thin film transistor and method of making the same
US9087696Nov 2, 2010Jul 21, 2015The Trustees Of Columbia University In The City Of New YorkSystems and methods for non-periodic pulse partial melt film processing
US9142804 *Jan 30, 2013Sep 22, 2015Samsung Display Co., Ltd.Organic light-emitting device including barrier layer and method of manufacturing the same
US9183973Apr 29, 2013Nov 10, 2015Thin Film Electronics AsaDiffusion barrier coated substrates and methods of making the same
US9299845 *May 28, 2010Mar 29, 2016Thin Film Electronics AsaDiffusion barrier coated substrates and methods of making the same
US9305984 *Aug 18, 2014Apr 5, 2016Samsung Display Co., Ltd.Flexible display and manufacturing method thereof
US9306071 *Jan 22, 2014Apr 5, 2016Samsung Display Co., Ltd.Organic light-emitting display device including a flexible TFT substrate and stacked barrier layers
US9324776Sep 21, 2015Apr 26, 2016Samsung Display Co., Ltd.Organic light-emitting device including barrier layer including silicon oxide layer and silicon nitride layer
US9466402Jun 23, 2014Oct 11, 2016The Trustees Of Columbia University In The City Of New YorkProcesses and systems for laser crystallization processing of film regions on a substrate utilizing a line-type beam, and structures of such film regions
US9548343 *Mar 17, 2016Jan 17, 2017Samsung Display Co., Ltd.Flexible display
US9646831Mar 14, 2013May 9, 2017The Trustees Of Columbia University In The City Of New YorkAdvanced excimer laser annealing for thin films
US9691799Feb 24, 2015Jun 27, 2017Lg Display Co., Ltd.Thin film transistor substrate and display using the same
US9721973Feb 24, 2015Aug 1, 2017Lg Display Co., Ltd.Thin film transistor substrate and display using the same
US20060102901 *Nov 18, 2004May 18, 2006The Trustees Of Columbia University In The City Of New YorkSystems and methods for creating crystallographic-orientation controlled poly-Silicon films
US20070012664 *Mar 10, 2006Jan 18, 2007Im James SEnhancing the width of polycrystalline grains with mask
US20070145017 *Feb 6, 2007Jun 28, 2007The Trustees Of Columbia UniversitySurface planarization of thin silicon films during and after processing by the sequential lateral solidification method
US20070202668 *May 4, 2007Aug 30, 2007Im James SMethods for producing uniform large-grained and grain boundary location manipulated polycrystalline thin film semiconductors using sequential laterial solidification
US20080308808 *Jun 16, 2008Dec 18, 2008Innolux Display Corp.Thin film transistor array substrate and method for fabricating same
US20090289333 *May 20, 2008Nov 26, 2009Palo Alto Research Center IncorporatedAnnealing a Buffer Layer for Fabricating Electronic Devices on Compliant Substrates
US20110017997 *May 28, 2010Jan 27, 2011Arvind KamathDiffusion Barrier Coated Substrates and Methods of Making the Same
US20120098008 *Jul 20, 2011Apr 26, 2012Song Jung-BaeOrganic light emitting diode device and method of manufacturing the same
US20130140547 *Jan 30, 2013Jun 6, 2013Samsung Display Co., Ltd.Organic light-emitting device including barrier layer including silicon oxide layer and silicon nitride layer
US20130175534 *May 22, 2012Jul 11, 2013Samsung Mobile Display Co., Ltd.Semiconductor device and method of manufacturing the same
US20140209877 *Jan 22, 2014Jul 31, 2014Samsung Display Co., Ltd.TFT Substrate Including Barrier Layer, Organic Light-Emitting Display Device Including the TFT Substrate, and Method of Manufacturinq the TFT Substrate
US20150123098 *Aug 18, 2014May 7, 2015Samsung Display Co., Ltd.Flexible display and manufacturing method thereof
US20150243686 *Feb 23, 2015Aug 27, 2015Lg Display Co., Ltd.Thin film transistor substrate and display using the same
US20160197129 *Mar 17, 2016Jul 7, 2016Samsung Display Co., Ltd.Flexible display
EP2436037A1 *May 27, 2010Apr 4, 2012Kovio, Inc.Semiconductor devices on diffusion barrier coated substrates and methods of making the same
EP2436037A4 *May 27, 2010Oct 2, 2013Kovio IncSemiconductor devices on diffusion barrier coated substrates and methods of making the same
WO2009039482A1 *Sep 22, 2008Mar 26, 2009The Trustees Of Columbia University In The City Of New YorkCollections of laterally crystallized semiconductor islands for use in thin film transistors
Classifications
U.S. Classification257/192, 257/E21.413, 257/E29.295
International ClassificationH01L31/00
Cooperative ClassificationH01L29/66757, H01L29/78603
European ClassificationH01L29/66M6T6F15A2, H01L29/786A
Legal Events
DateCodeEventDescription
Aug 22, 2006ASAssignment
Owner name: SAMSUNG SDI SDI CO., LTD.,KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JEONG, JAE KYEONG;SHIN, HYUN SOO;KWON, SE YEOUL;AND OTHERS;REEL/FRAME:018235/0696
Effective date: 20060821
Owner name: SAMSUNG SDI SDI CO., LTD., KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JEONG, JAE KYEONG;SHIN, HYUN SOO;KWON, SE YEOUL;AND OTHERS;REEL/FRAME:018235/0696
Effective date: 20060821
Dec 10, 2008ASAssignment
Owner name: SAMSUNG MOBILE DISPLAY CO., LTD., KOREA, REPUBLIC
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG SDI CO., LTD.;REEL/FRAME:022552/0192
Effective date: 20081209
Owner name: SAMSUNG MOBILE DISPLAY CO., LTD.,KOREA, REPUBLIC O
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG SDI CO., LTD.;REEL/FRAME:022552/0192
Effective date: 20081209
Jul 26, 2011CCCertificate of correction
Aug 31, 2012ASAssignment
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF
Free format text: MERGER;ASSIGNOR:SAMSUNG MOBILE DISPLAY CO., LTD.;REEL/FRAME:028921/0334
Effective date: 20120702
Jun 30, 2014FPAYFee payment
Year of fee payment: 4