Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070114203 A1
Publication typeApplication
Application numberUS 11/599,435
Publication dateMay 24, 2007
Filing dateNov 15, 2006
Priority dateNov 18, 2005
Also published asCN1968565A, DE102006051762A1, DE102006051762B4, US8256112, US20090101510
Publication number11599435, 599435, US 2007/0114203 A1, US 2007/114203 A1, US 20070114203 A1, US 20070114203A1, US 2007114203 A1, US 2007114203A1, US-A1-20070114203, US-A1-2007114203, US2007/0114203A1, US2007/114203A1, US20070114203 A1, US20070114203A1, US2007114203 A1, US2007114203A1
InventorsMyung Kang
Original AssigneeSamsung Electro-Mechanics Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
High density printed circuit board and method of manufacturing the same
US 20070114203 A1
Abstract
The present invention relates to a high density printed circuit board and a method of manufacturing the same which enable a thin printed circuit board to be manufactured and can overcome problems occurring in a conventional method of manufacturing a printed circuit board because a conventional CCL is not used as a raw material. The high density printed circuit board includes a first insulating layer having a constant thickness, and a pair of first circuit layers embedded in two sides of the first insulating layer, respectively.
Images(8)
Previous page
Next page
Claims(12)
1. A high density printed circuit board, comprising:
a first insulating layer having a constant thickness; and
a pair of first circuit layers embedded in two sides of the first insulating layer, respectively.
2. The high density printed circuit board as set forth in claim 1, further comprising:
a second insulating layer formed on one side of one of the pair of first circuit layers to a constant thickness; and
a pair of second circuit layers embedded in two sides of the second insulating layer, respectively.
3. The high density printed circuit board as set forth in claim 1, wherein the first insulating layer and the second insulating layer are prepregs.
4. The high density printed circuit board as set forth in claim 1, further comprising solder resists formed on two sides of the printed circuit board, respectively.
5. A method of manufacturing a high density printed circuit board, comprising:
step 1 of preparing a pair of carrier films, each of which has a copper foil formed on one side thereof;
step 2 of forming plating resists, each having a circuit pattern, on the copper foils of the pair of carrier films, and then forming plating layers thereon;
a third step 3 of removing the plating resists from the pair of carrier films, and then attaching the carrier films to each other by causing the plating layers to face each other and interposing an adhesive between the pair of carrier films;
step 4 of removing the pair of carrier films, forming via holes, forming a seed layer, and then forming the plating resists to open only the via holes; and
step 5 of performing plating, and then separating the plating resists and removing the seed layer through an etching process.
6. The method as set forth in claim 5, wherein the step 2 comprises:
step 2-1 of forming a plating resist on the copper foil of each of the pair of carrier films;
step 2-2 of forming the circuit pattern in each of the plating resists; and
step 2-3 of forming plating layers through electrolytic plating using the copper foil as a plating lead line.
7. The method as set forth in claim 5, wherein the step 3 comprises:
step 3-1 of removing the plating resists from the pair of carrier films, and then interposing an adhesive between the pair of carrier films; and
step 3-2 of attaching the carrier films to each other in a state in which the plating layers of the pair of carrier films face each other and the adhesive is placed between the pair of carrier films.
8. The method as set forth in claim 5, wherein the step 4 comprises:
step 4-1 of removing the pair of carrier films;
step 4-2 of forming the via holes through a drilling process; and
step 4-3 of forming a seed layer, forming the plating resists, and opening the via holes.
9. The method as set forth in claim 5, wherein the step 5 comprises:
step 5-1 of separating the plating resists after plating; and
step 5-2 of removing the seed layer through an etching process.
10. The method as set forth in claim 5, wherein, at the step 2, an annular ring is formed in one of the plating resists to expose the portion in which the via holes are to be formed when the circuit patterns are formed in the plating resists, and
wherein the step 4 comprises:
step 4-1 of removing the carrier films;
step 4-2 of removing the copper foil through the etching process to open the formed via holes;
step 4-3 of forming the via holes through a laser drilling process; and
step 4-4 of forming a seed layer, forming the plating resists, and then opening the via holes.
11. The high density printed circuit board as set forth in claim 2, wherein the first insulating layer and the second insulating layer are prepregs.
12. The high density printed circuit board as set forth in claim 2, further comprising solder resists formed on two sides of the printed circuit board, respectively.
Description
    CROSS REFERENCE TO RELATED APPLICATION(S)
  • [0001]
    This application claims the benefit of Korean Patent Application No. 10-2005-0110805, filed Nov. 18, 2005, entitled “High density printed circuit board and manufacturing method thereof”, which is hereby incorporated by reference in its entirety into this application.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. Field of the Invention
  • [0003]
    The present invention relates to a printed circuit board and a method of manufacturing the same, and, more particularly, to a high density printed circuit board and a method of manufacturing the same which enable a thin printed circuit board to be manufactured and can overcome problems occurring in a conventional method of manufacturing a printed circuit board because a conventional copper clad laminate (CCL) is not used as a raw material.
  • [0004]
    2. Description of the Related Art
  • [0005]
    With the development of the electronic industry, electronic parts having high functionality and small size have been required. In particular, the demand for decreasing the thickness of electronic parts which are installed in portable terminals, in order to decrease the thickness of the portable terminals, is increasing.
  • [0006]
    In this situation, the reduction of the height of a package is one of the principal issues.
  • [0007]
    As various services in the mobile communication field are increasing, the number of electronic parts which are installed in a mobile phone is also increasing. Since the reduction of the area of the mobile phone is one of the demands of the final user, the trend that several chips are mounted on one interposer is increasing.
  • [0008]
    A Chip Scale Package (CSP), which is used as an interposer for ICs, has been widely used in mobile phones. Recently, almost all packages are using CSP, and almost all ICs are being stacked in such a CSP.
  • [0009]
    However, in order to stack more ICs, since the total height of the package is constant, methods of mounting the ICs while maintaining the height of the package have been sought in two directions.
  • [0010]
    That is, the methods include a method of decreasing the thickness of the ICs and a method of decreasing the thickness of the interposer.
  • [0011]
    The thickness of ICs ranges from 50 μm to 75 μm, and high level techniques for mounting them have already been established. Although researches into ICs thinner than the thickness range are being conducted, it is considered that such techniques have reached the limit of current technology.
  • [0012]
    The interposer is also becoming extremely thin, but it is considered that the techniques for decreasing the thickness of the interposer have also reached limit of current technology. Accordingly, in order to further decrease the thickness of the interposer, the technique for decreasing the thickness of components of the interposer by approaching the lower limit values of the components has been studied.
  • [0013]
    Meanwhile, in a conventional process of manufacturing a printed circuit board, methods of forming a circuit are classified into a tenting method (an etching method) and an additive method.
  • [0014]
    The tenting method is a method of forming a circuit pattern by forming an etching resist pattern on a copper foil formed on a CCL to a constant thickness, and etching portions other than the circuit by dipping a substrate, on which the etching resist pattern is formed, into an etching solution.
  • [0015]
    The additive method, which has recently been widely used, is a method of realizing a circuit pattern by forming a plating resist pattern on a CCL, plating only portions to form a circuit, and removing the plating resist pattern.
  • [0016]
    The tenting method has a low manufacturing cost, but has a limitation in forming fine circuit patterns. Accordingly, to overcome that limitation, the additive method is employed.
  • [0017]
    FIGS. 1A to 1D show a conventional method of manufacturing a printed circuit board using a semi-additive method.
  • [0018]
    In FIG. 1A, a plating resist pattern is formed by applying a plating resist 13 on the surface of the copper foil 12 of a CCL, which includes the copper foil 12 and a reinforced substrate 11, and developing the plating resist 13 .
  • [0019]
    The thickness of the copper foil 12 of a typical CCL is about 0.5 μm to 3 μm. Typically, a photosensitive dry film is used as the plating resist 13.
  • [0020]
    In FIG. 1B, a plating layer 14 is formed through electrolytic plating. During plating, the copper foil 12 serves as a seed layer. However, in this case, the thickness of the plating layer 14 formed through electrolytic plating is not constant throughout the entire region due to deviation occurring during plating.
  • [0021]
    In FIG. 1C, the remaining plating resist 13 is separated after the plating is completed.
  • [0022]
    When the plating. resist 13 is separated, it is removed by dipping the resulting CCL into a separating liquid. In this case, there is a problem in that the plating resist 13 is not completely removed, thus some of the plating resist 13 remains on the side walls of the plating layer 14.
  • [0023]
    In FIG. 1D, when the portions of the copper foil 12 that do not form a circuit pattern are removed through soft etching, and thus only a desired circuit pattern remains, the circuit pattern is formed.
  • [0024]
    However, even when the additive method is employed, it is still impossible to obtain a desired thickness.
  • SUMMARY OF THE INVENTION
  • [0025]
    Accordingly, the present invention has been made keeping in mind the above problems occurring in the prior art, and an object of the present invention is to provide a method of manufacturing a printed circuit board without using a conventional CCL as a raw material.
  • [0026]
    Another object of the present invention is to provide a method of manufacturing a thin printed circuit board.
  • [0027]
    In order to accomplish the above object, the present invention provides a high density printed circuit board, including a first insulating layer having a constant thickness; and a pair of first circuit layers embedded in two sides of the first insulating layer, respectively.
  • [0028]
    Further, the present invention provides a method of manufacturing a high density printed circuit board, including preparing a pair of carrier films, each of which has a copper foil formed on one side thereof; forming plating resists, each having a circuit pattern, on the copper foils of the pair of carrier films, and then forming plating layers thereon; removing the plating resists from the pair of carrier films, and then attaching the carrier films to each other by causing the plating layers to face each other-and interposing an adhesive between the pair of carrier films; removing the pair of carrier films, forming via holes, forming a seed layer, and then forming the plating resists to open only the via holes; and performing plating, and then separating the plating resists and removing the seed layer through an etching process.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0029]
    The above and other objects, features and advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
  • [0030]
    FIGS. 1A to 1D are views showing a method of manufacturing a printed circuit board based on a conventional semi-additive method;
  • [0031]
    FIG. 2 is a cross-sectional view showing a high density printed circuit board according to an embodiment of the present invention;
  • [0032]
    FIGS. 3A to 3M are views showing a method of manufacturing a double-sided high density printed circuit board according to an embodiment of the present invention; and
  • [0033]
    FIGS. 4A to 3H are process diagrams showing a process of forming via holes using a laser drill in the method of manufacturing a high density printed circuit board according to the embodiment of the present invention.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0034]
    The present invention will be described in more detail with reference to the accompanying drawings below.
  • [0035]
    FIG. 2 is a cross-sectional view of a printed circuit board according to an embodiment of the present invention.
  • [0036]
    Referring to FIG. 2, in the printed circuit board according to the embodiment of the present invention, circuit patterns 22 are embedded in an epoxy resin layer 21. Here, the thickness of the circuit patterns 22 ranges from 15 to 25 μm, so that the total thickness of the printed circuit board can be decreased to a value in a range of 30 to 50 μm, compared to the conventional art. The thickness of solder resists 24 also serves to decrease the total thickness of the printed circuit board because the solder resists 24 may be applied to such an extent that they do not cause a problem in mounting, due to the flatness of the surface of the printed circuit board.
  • [0037]
    FIGS. 3A to 3M show a method of manufacturing a high density printed circuit board according to an embodiment of the present invention. The method of manufacturing a high density printed circuit board according to the embodiment of the present invention will be described with reference to FIGS. 3A to 3M below.
  • [0038]
    First, as shown in FIG. 3A, the manufacturing process begins with two structures, each of which includes a carrier film 31 and a thin copper foil 32 attached to the carrier film 31.
  • [0039]
    Materials commonly used in manufacturing a printed circuit board are used as materials for the copper foil and the carrier film. It is preferred that the thickness of the copper foil 32 be 3 μm. Furthermore, it is preferred that the thickness of the carrier film 31 be 15 to 100 μm, and it is possible to use a metal, such as copper or aluminum, or an epoxy resin as the raw material of the carrier film 31.
  • [0040]
    The thin copper foil 32 and the carrier film 31 are attached to each other using an organic material or an inorganic material, and can be easily removed after a high temperature and high pressure process.
  • [0041]
    Then, as shown in FIGS. 3B and 3 c, etching resists 33 a are layered on two sides of one of the:two structures, and etching resists 33 b are layered on two sides of the other of the two structures, wherein each of the structure includes the copper foil 32 attached to the carrier film 31. Subsequently, circuit patterns are formed on any one of the etching resists 33 a and any one of the etching resists 33 b through an exposing and developing process.
  • [0042]
    The method of forming the etching resists 33 a and 33 b is classified as a photographic method or a screen printing method. The photographic method is classified as either a D/F method, which uses a dry film as the etching resist, or a liquid phase photosensitive material method, which uses a liquefied photosensitive material as the etching resist.
  • [0043]
    Then, as shown in FIGS. 3D and 3E, copper plating circuit layer 34 a and 34 b are formed on the etching resists 33 a and 33 b, respectively, by performing electrolytic plating using the copper foils 32 a and 32 b as a plating lead lines, and then the etching resists 33 a and 33 b are removed. The electrolytic copper plating is used for the copper plating for the etching resists 33 a and 33 b. A thick plating film is easily formed through the electrolytic copper plating, and the physical properties of a plating film are also excellent, compared to electroless copper plating.
  • [0044]
    Then, as shown in FIG. 3F, the two base substrates, on each of which the copper plating layer circuit pattern 34 a or 34 b is formed, are attached to each other using an adhesive 35 interposed therebetween, through a high temperature and high pressure process.
  • [0045]
    In this case, the surface of each of the copper plating circuit layers 34 a and 34 b is subjected to a surface treatment in order to be easily adhered to the adhesive 35, and it is preferred that the surface treatment be a black treatment, a brown-black treatment or the like.
  • [0046]
    It is preferred that a prepreg that is used for interlayer insulation and has a suitable adhesive force when heat is applied thereto at the time of manufacturing a multi-layered printed circuit board be used as the adhesive 35.
  • [0047]
    The prepreg is a material in which an adhesive is impregnated into a glass fiber material, and is interposed between the copper plating circuit layers 34 a and 34 b in which the circuit patterns are formed, to serve as an adhesive layer between the copper plating circuit layers as well as an insulator therebetween.
  • [0048]
    When the adhesive 35 is aligned as shown in FIG. 3F, and then is pressed from the upper and lower surfaces thereof while being heated, as shown in FIG. 3G, both surfaces of the adhesive 35 are forced into the copper plating circuit layers 34 a and 34 b and, simultaneously, the copper plating circuit layers 34 a and 34 b are attached to each other due to the adhesive 35 interposed therebetween.
  • [0049]
    Then, as shown in FIG. 3H, the carrier films 31 a and 31 b are removed. In this case, it is possible to remove them by hand.
  • [0050]
    Next, as shown in FIG. 31, via holes 36 are formed in the attached structure to connect signals between the first layer and the second layer through a drilling process.
  • [0051]
    In this case, it is preferred that the drilling process be a mechanical drilling process using a Computer Numerically Controlled (CNC) drill, because the copper plating circuit layers 34 a and 34 b and the adhesive 35 must be drilled.
  • [0052]
    Then, as shown in FIG. 3J, a seed layer 37 is formed on the entire substrate to a thickness of 1.0 μm to 3.0 μm by electroless copper plating.
  • [0053]
    The copper plating for the inner walls of the via holes is performed in the sequence of electroless copper plating and electrolytic copper plating, because the inner walls of the drilled via holes are made of epoxy resin, serving as an insulator, and thus the electrolytic copper plating due to electrolysis cannot be performed. Accordingly, first, the electroless copper plating is performed, and then the electrolytic copper plating is performed, thereby completely copper plating the inner walls of the via holes.
  • [0054]
    The electroless copper plating is an exclusive method of providing a surface of a nonconductor such as a resin, a ceramic and glass with conductivity.
  • [0055]
    Since the inner holes of the via holes are provided with conductivity by performing the electroless copper plating, the electrolytic copper plating can be performed. In this case, plating resists 38 are formed on the portion other than the via portion in order to perform copper plating of only the via portion. That is, after the plating resists 38 are applied, only the via portion is exposed.
  • [0056]
    Then, a copper plating layer 39 is formed by performing electrolytic copper plating of only the via portion. In this case, a thick plating film is easily formed through the electrolytic plating, and the physical properties of the plating film are also excellent, compared to the electroless plating.
  • [0057]
    The inner walls of the via holes 36 are plated using the copper plating layer 39, and simultaneously the inner portions of the via holes 36 is filled with the copper plating layer 39.
  • [0058]
    Next, as shown in FIG. 3K, after the copper plating layer 39 is formed, the plating resists 38 are removed to expose the seed layer 37.
  • [0059]
    Then, as shown in FIG. 3L, the seed layer 37 and the copper foils 32 a and 32 b are removed through an etching process. Here, the etching process is continuously performed until the adhesive 35 is exposed.
  • [0060]
    That is, the pattern of the adhesive 35 is externally exposed by etching the surfaces of the seed layer 37 and the copper foils 32 a and 32 b. Through these processes, when a four layered printed circuit board is formed later, a core layer, on the upper and lower surfaces of which a first layer circuit pattern and a second layer circuit pattern are formed, is formed.
  • [0061]
    Furthermore, as shown in FIG. 3M, solder resists 40 are applied, the portion to be surface-treated (gold plated or Organic Surface Protection (OSP) treated) is formed through exposing and developing processes, and the surface treatment is performed, thereby completely manufacturing an interposer.
  • [0062]
    FIGS. 4A to 3H are process diagrams showing a process of forming via holes using a laser drill in the method of manufacturing a high density printed circuit board according to an embodiment of the present invention.
  • [0063]
    First, referring to FIG. 4A, the portion, in which via is to be formed, of the upper copper plating circuit layer 44 a of the two copper plating circuit layers 44 a and 44 b forms an annular ring 40.
  • [0064]
    The two base substrates, on which are formed the upper copper plating circuit layer 44 a including the annular ring 40 formed on the portion in which the via is to be formed, and the lower copper plating circuit layer 44 b, are attached to each other using an adhesive 45 through a high temperature and high pressure process.
  • [0065]
    In this case, the surface of each of the copper plating circuit layers 44 a and 44 b is subjected to a surface treatment in order to be easily adhered to the adhesive 45, and it is preferred that the surface treatment be a black treatment, a brown-black treatment or the like.
  • [0066]
    It is preferred that a prepreg that is used for interlayer insulation and has a suitable adhesive force when heat is applied thereto at the time of manufacturing a multi-layered printed circuit board be used as the adhesive 45.
  • [0067]
    When the adhesive 45 is aligned as shown in FIG. 4A, and then is pressed from the upper and lower surfaces thereof while being heated, both surfaces of the adhesive 45 are forced into the copper plating circuit layers 44 a and 44 b and simultaneously the copper plating circuit layers 44 a and 44 b are attached to each other through the adhesive 45.
  • [0068]
    Then, as shown in FIG. 4B, the carrier films 41 a and 41 b are removed. In this case, it is possible to remove them by hand.
  • [0069]
    Next, as shown in FIG. 4C, the carrier films 41 a and 41 b are removed, and then the seed layers 42 a and 42 b are removed through an etching process.
  • [0070]
    Next, as shown in FIG. 4D, via holes 46 are formed in the resulting structure to connect signals between the first layer and the second layer through a laser drilling process. In this case, the laser drill is used so as not to affect the lower copper plating circuit layer 44 b. Since the annular ring 40 is already formed on the upper copper plating circuit layer 44 a, and the copper plating circuit layer 44 a of the portion in which the via is to be formed is removed, it is not necessary to conduct the process of removing the copper plating circuit layer 44 a.
  • [0071]
    Then, as shown in FIG. 4E, a seed layer 47 is formed throughout the substrate, on which the via 46 is formed, to a thickness of 1.0 μm to 3.0 μm by electroless copper plating.
  • [0072]
    The copper plating for the inner walls of the via holes is performed in the sequence of electroless copper plating and electrolytic copper plating, because the inner walls of the drilled via holes is made of epoxy resin, serving as an insulator, and thus the electrolytic copper plating cannot be performed. Accordingly, first, the electroless copper plating is performed, and then the electrolytic copper plating is performed, thereby entirely copper plating the inner walls of the via holes.
  • [0073]
    In this case, plating resists 48 are formed on the portion other than the via in order to perform copper plating of only the via portion. That is, after the plating resists 48 are applied, only the via portion is exposed.
  • [0074]
    Then, as shown in FIG. 4F, a copper plating layer 49 is formed by performing electrolytic copper plating of only the via portion. In this case, a thick plating film is easily formed through the electrolytic plating, and the physical properties of the plating film are also excellent, compared to the electroless plating.
  • [0075]
    The inner walls of the via holes 46 are plated using the copper plating layer 49, and, simultaneously, the inner portions of the via holes 46 are filled with the copper plating layer 49.
  • [0076]
    Next, as shown in FIG. 4G, after the copper plating layer 49 is formed, the plating resists 48 are removed to expose the seed layer 47.
  • [0077]
    Then, the seed layer 47 and the copper foils 42 a and 42 b are removed through an etching process. In this case, the etching process is continuously performed until the adhesive 45 is exposed.
  • [0078]
    That is, the pattern of the adhesive 45 is externally exposed through etching the surfaces of the seed layer 47 and the copper foils 42 a and 42 b. Through these processes, when a four layered printed circuit board is formed later, a core layer, on the upper and lower surfaces of which a first layer circuit pattern and a second layer circuit pattern are formed, is formed.
  • [0079]
    Furthermore, as shown in FIG. 4H, solder resists 50 are applied, the portion to be surface-treated (gold treated or OSP treated) is formed through exposing and developing processes, and the surface treatment is performed, thereby completely manufacturing an interposer.
  • [0080]
    As described above, according to the present invention, it is possible to decrease the total thickness of the interposer by about 60 μm to 110 μm.
  • [0081]
    Furthermore, according to the present invention, since the circuit is formed using a seed layer, resulting in a fine pattern, the adhesive force of the circuit is increased, poor quality owing to insufficient adhesive force does not occur during subsequent processes, and the breaking of a wire does not occur.
  • [0082]
    Furthermore, according to the present invention, since the seed layer is removed and the removed portion is a reference for flatness, the flatness of the pattern is better than that of conventional process.
  • [0083]
    As described above, although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5936843 *Mar 18, 1998Aug 10, 1999Fujitsu LimitedPrinted wiring board with mounted circuit element using a terminal density conversion board
US6198166 *Jul 1, 1999Mar 6, 2001Intersil CorporationPower semiconductor mounting package containing ball grid array
US6215011 *Jan 20, 1995Apr 10, 2001Mcgean-Rohco, Inc.Silane compositions
US6281448 *Aug 10, 1999Aug 28, 2001Matsushita Electric Industrial Co., Ltd.Printed circuit board and electronic components
US6522018 *May 16, 2000Feb 18, 2003Micron Technology, Inc.Ball grid array chip packages having improved testing and stacking characteristics
US6710261 *Jun 18, 2002Mar 23, 2004Sony CorporationConductive bond, multilayer printed circuit board, and method for making the multilayer printed circuit board
US6812412 *Mar 28, 2002Nov 2, 2004Fujitsu LimitedMulti-layer wiring board and method of producing same
US20020043399 *Dec 14, 2000Apr 18, 2002Masayuki SasakiMultilayered wiring board, a production process for, and semiconductor device using, the same
US20030197514 *Apr 22, 2002Oct 23, 2003Howard HsuSystem and method for testing a printed circuit board by employing a ceramic substrate with micro-probes formed on the ceramic substrate
US20060043603 *Aug 31, 2004Mar 2, 2006Lsi Logic CorporationLow temperature PB-free processing for semiconductor devices
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7670962Sep 19, 2007Mar 2, 2010Amkor Technology, Inc.Substrate having stiffener fabrication method
US7752752Jan 9, 2007Jul 13, 2010Amkor Technology, Inc.Method of fabricating an embedded circuit pattern
US7911037Aug 5, 2009Mar 22, 2011Amkor Technology, Inc.Method and structure for creating embedded metal features
US8052882 *Apr 17, 2009Nov 8, 2011Shinko Electric Industries Co., Ltd.Method of manufacturing wiring substrate
US8166652Nov 13, 2008May 1, 2012Unimicron Technology Corp.Method of making a circuit structure of a circuit board
US8294034 *May 28, 2010Oct 23, 2012Unimicron Technology Corp.Circuit board and process for fabricating the same
US8316536May 9, 2008Nov 27, 2012Amkor Technology, Inc.Multi-level circuit substrate fabrication method
US8322030Nov 1, 2007Dec 4, 2012Amkor Technology, Inc.Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns
US8338712 *Dec 15, 2010Dec 25, 2012Nguyen Vinh TMultilayer circuit device having electrically isolated tightly spaced electrical current carrying traces
US8704106May 23, 2011Apr 22, 2014Fujitsu LimitedFerroelectric component and manufacturing the same
US8826531Apr 5, 2005Sep 9, 2014Amkor Technology, Inc.Method for making an integrated circuit substrate having laminated laser-embedded circuit layers
US8872329Jan 9, 2009Oct 28, 2014Amkor Technology, Inc.Extended landing pad substrate package structure and method
US9462704Oct 17, 2014Oct 4, 2016Amkor Technology, Inc.Extended landing pad substrate package structure and method
US20080020132 *Sep 19, 2007Jan 24, 2008Amkor Technology, Inc.Substrate having stiffener fabrication method
US20080160815 *Aug 8, 2007Jul 3, 2008Lotes Co., Ltd.Electrical connector
US20090283497 *Apr 17, 2009Nov 19, 2009Shinko Electric Industries Co., Ltd.Method of manufacturing wiring substrate
US20100059256 *Nov 13, 2008Mar 11, 2010Unimicron Technology Corp.Circuit structure of circuit board and process for manufacturing the same
US20110083881 *Dec 15, 2010Apr 14, 2011Nguyen Vinh TDevice and Process for Making a Multilayer Circuit Device Having Electrically Isolated Tightly Spaced Electrical Current Carrying Traces
US20110147056 *May 28, 2010Jun 23, 2011Unimicron Technology Corp.Circuit board and process for fabricating the same
US20110220397 *May 23, 2011Sep 15, 2011Fujitsu LimitedElectronic component and method of manufacturing the same
CN103517549A *Jun 18, 2013Jan 15, 2014三星电机株式会社Printed circuit board and method of manufacturing printed circuit board
Classifications
U.S. Classification216/13, 439/55
International ClassificationH05K1/00, H01B13/00
Cooperative ClassificationH05K2203/0156, H05K2201/0376, H05K2203/0376, Y10T29/49165, Y10T29/49155, H05K3/421, H05K3/205, H05K2203/0353, Y10T29/49144, H05K3/428, Y10T29/49126
European ClassificationH05K3/20D
Legal Events
DateCodeEventDescription
Nov 15, 2006ASAssignment
Owner name: SAMSUNG ELECTRO-MECHANICS CO., LTD., KOREA, REPUBL
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KANG, MYUNG SAM;REEL/FRAME:018571/0862
Effective date: 20061025