Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070138577 A1
Publication typeApplication
Application numberUS 11/677,923
Publication dateJun 21, 2007
Filing dateFeb 22, 2007
Priority dateAug 7, 2000
Also published asUS6660657, US6660658, US7344948, US7432166, US7459757, US8058130, US20020094620, US20020094621, US20020098710, US20020182812, US20090215253
Publication number11677923, 677923, US 2007/0138577 A1, US 2007/138577 A1, US 20070138577 A1, US 20070138577A1, US 2007138577 A1, US 2007138577A1, US-A1-20070138577, US-A1-2007138577, US2007/0138577A1, US2007/138577A1, US20070138577 A1, US20070138577A1, US2007138577 A1, US2007138577A1
InventorsGurtej Sandhu, John Moore, Neal Rueger
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Transistor Structures
US 20070138577 A1
Abstract
The invention encompasses a method of incorporating nitrogen into a silicon-oxide-containing layer. The silicon-oxide-containing layer is exposed to a nitrogen-containing plasma to introduce nitrogen into the layer. The nitrogen is subsequently thermally annealed within the layer to bond at least some of the nitrogen to silicon within the layer. The invention also encompasses a method of forming a transistor. A gate oxide layer is formed over a semiconductive substrate. The gate oxide layer comprises silicon dioxide. The gate oxide layer is exposed to a nitrogen-containing plasma to introduce nitrogen into the layer, and the layer is maintained at less than or equal to 400 C. during the exposing. Subsequently, the nitrogen within the layer is thermally annealed to bond at least a majority of the nitrogen to silicon. At least one conductive layer is formed over the gate oxide layer. Source/drain regions are formed within the semiconductive substrate, and are gatedly connected to one another by the at least one conductive layer. The invention also encompasses transistor structures.
Images(4)
Previous page
Next page
Claims(6)
1-47. (canceled)
48. A transistor structure comprising:
a gate oxide region disposed directly on a semiconductive substrate and having an upper surface, the gate oxide region having a thickness of 5 Å, an upper half of the gate oxide region being nitrogen-enriched relative to a lower half; and
a conductive layer in physical contact with the upper surface of the gate oxide region.
49. The transistor structure of claim 48 wherein the gate oxide region comprises silicon dioxide.
50. The transistor structure of claim 48 wherein the gate oxide region comprises borophosphosilicate glass.
51. The transistor structure of claim 48 wherein the conductive layer is a first conductive layer, and further comprising a second conductive layer over the first conductive layer.
52. The transistor structure of claim 51 wherein the first conductive layer comprises conductively doped silicon and wherein the second conductive layer comprises a metal silicide.
Description
    TECHNICAL FIELD
  • [0001]
    The invention pertains to methods of incorporating nitrogen into silicon-oxide-containing layers, and in particular application pertains to methods of forming transistors. The invention also pertains to transistor structures.
  • BACKGROUND OF THE INVENTION
  • [0002]
    It can be desirable to incorporate nitrogen into silicon-oxide-containing layers during formation of semiconductor devices. For instance, it can be desirable to incorporate nitrogen into gate oxides (which typically are silicon dioxide) to reduce dopant penetration through the oxides. Methods have been developed wherein nitrogen is incorporated into a gate oxide during deposition of the gate oxide by including nitrogen species amongst the deposited materials. It can, however, be difficult to control nitrogen location within silicon-oxide-containing layers formed by such techniques. Accordingly, it would be desirable to develop alternative techniques for incorporating nitrogen into silicon-oxide-containing layers.
  • SUMMARY OF THE INVENTION
  • [0003]
    In one aspect, the invention encompasses a method of incorporating nitrogen into a silicon-oxide-containing layer. The silicon-oxide-containing layer is exposed to a nitrogen-containing plasma to introduce nitrogen into the layer. The nitrogen is subsequently thermally annealed within the layer to bond at least some of the nitrogen to silicon within the layer.
  • [0004]
    In another aspect, the invention encompasses a method of forming a transistor. A gate oxide layer is formed over a semiconductive substrate. The gate oxide layer comprises silicon dioxide. The gate oxide layer is exposed to a nitrogen-containing plasma to introduce nitrogen into the layer, and the layer is maintained at less than or equal to 400 C. during the exposing. Subsequently, the nitrogen within the layer is thermally annealed to bond at least a majority of the nitrogen to silicon. At least one conductive layer is formed over the gate oxide layer. Source/drain regions are formed within the semiconductive substrate, and are gatedly connected to one another by the at least one conductive layer.
  • [0005]
    In yet another aspect, the invention encompasses transistor structures.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0006]
    Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
  • [0007]
    FIG. 1 is a diagrammatic, cross-sectional view of a semiconductor wafer fragment at an initial processing step of a method of the present invention.
  • [0008]
    FIG. 2 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 1.
  • [0009]
    FIG. 3 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 2.
  • [0010]
    FIG. 4 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 3.
  • [0011]
    FIG. 5 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 4.
  • [0012]
    FIG. 6 is a view of the FIG. 1 wafer fragment shown at a processing step subsequent to that of FIG. 5.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0013]
    This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
  • [0014]
    A method of the present invention is described with reference to FIGS. 1-6. Referring initially to FIG. 1, a semiconductor wafer fragment 10 comprises a substrate 12 having a silicon-oxide-containing layer 14 formed thereover. Substrate 12 can comprise, for example, monocrystalline silicon lightly-doped with a background p-type dopant. To aid in interpretation of the claims that follow, the terms “semiconductive substrate” and “semiconductor substrate” are defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
  • [0015]
    Silicon-oxide-containing layer 14 can comprise, for example, any material comprising silicon oxide, including, for example, silicon dioxide, borophosphosilicate glass (BPSG), etc. In a particular embodiment of the present invention, layer 14 comprises silicon dioxide, and is ultimately utilized as a gate oxide layer in a transistor structure. In such embodiment, layer 14 can have a thickness of from about 5 Å to about 60 Å. Oxide layer 14 has a lower surface 15 on substrate 12 and an upper surface 17 above substrate 12 and opposing surface 15, Referring next to FIG. 2, oxide-containing layer 14 has nitrogen (shown in FIG. 2 as “N”) implanted therein. The nitrogen within layer 14 is shown by stippling, and a dashed line 16 is shown to indicate a lowermost boundary of the implanted nitrogen. A predominant portion of the implanted nitrogen is preferably within an upper half of oxide layer 14, and more preferably within an upper third of oxide layer 14. In particular embodiments, an entirety of the implanted nitrogen is in an upper half of oxide layer 14, and the entirety of the implanted nitrogen can be in an upper third of oxide layer 14, the upper fourth of layer 14, or the upper fifth of layer 14, for example.
  • [0016]
    An exemplary method of providing nitrogen within oxide layer 14 is to expose layer 14 to activated nitrogen from a nitrogen-containing plasma and thereby introduce nitrogen into layer 14, with the term “activated” indicating that the nitrogen species is different than the form of nitrogen fed to the plasma. An activated nitrogen species can comprise, for example, a nitrogen ion or a nitrogen atom in an energy state higher than its ground state. Introduction of nitrogen into layer 14 forms a nitrogen-enriched upper region 18 of layer 14 and a non-nitrogen-enriched region 20 beneath region 18.
  • [0017]
    The nitrogen-containing plasma can be formed from, for example, N2, NH3 and/or N2O. The plasma can be predominantly composed of nitrogen-containing species, consist essentially of nitrogen-containing species, or consist entirely of nitrogen-containing species. In exemplary embodiments, layer 14 is maintained at a temperature of less than or equal to 400 C. during the exposure to the nitrogen-containing plasma. Such can alleviate diffusion of nitrogen into a lower half of oxide layer 14. Particular exemplary temperatures can be from 50 C. to 400 C., with a suitable temperature being about 65 C. The nitrogen-containing plasma can be maintained with a power of from about 500 watts to about 5,000 watts during exposure of layer 14 to the plasma, and in particular embodiments can be maintained with a power of from about 500 watts to about 3,000 watts during the exposing. A pressure within a reaction chamber comprising the plasma and oxide layer 14 can be less than about 3 Torr, and can be, for example, from about 5 mTorr to about 10 mTorr. The time of exposure of layer 14 to the nitrogen-containing plasma is preferably for a time of less than or equal to about 1 minute, and in particular embodiments can be for a time of from about 3 seconds to about 1 minute. An exemplary process utilizes an exposure time of from about 10 seconds to about 15 seconds.
  • [0018]
    Referring to FIG. 3, layer 14 is exposed to an annealing temperature which causes at least some of the nitrogen within region 18 to bond to silicon proximate the nitrogen and accordingly form Si—N bonds which retain the nitrogen within layer 14. The annealing can comprise thermal processing at a temperature of less than 1,100 C. for a time of at least 3 seconds, and can comprise, for example, a temperature of 700 C. for a time of about 30 seconds, or 1,050 C. for a time of about 5 seconds. Alternatively, the annealing can comprise rapid thermal processing (RTP) utilizing a ramp rate of at least 50 C./second to a temperature of less than 1,000 C., with such temperature being maintained for at least about 30 seconds. Suitable processing can include a temperature of about 900 C. for a time of about 60 seconds.
  • [0019]
    Preferably, a predominant portion of the nitrogen within layer 14 is bonded to silicon of the layer during the annealing, and more preferably, all of the nitrogen within layer 14 is bonded to silicon during the annealing. The bonded nitrogen is precluded from migrating downwardly into layer 14, and accordingly is locked into region 18. In exemplary embodiments, the nitrogen does not migrate below an upper half of oxide region 14 during the annealing, and accordingly, the nitrogen preferably remains within an upper half of layer 14 after the annealing. In other exemplary embodiments, the nitrogen does not migrate below an upper third of layer 14 during the annealing, and accordingly is retained in an upper third of layer 14 after the annealing. Additionally, an entirety of the nitrogen can be in upper fourth of layer 14 after the annealing, or in an upper fifth of layer 14 after the annealing. In particular embodiments of the invention, there is no measurable nitrogen below the top 50% of layer 14, and in exemplary embodiments there is no measurable nitrogen below the top 10 Å of layer 14.
  • [0020]
    A reason for which it is desired to keep nitrogen in an upper half, or more preferably an upper third, of layer 14 is to alleviate any possibility that nitrogen will migrate through layer 14 and to an upper surface of substrate 12. If nitrogen should reach the upper surface of substrate 12, such can effectively alter a dopant concentration within the effected region of substrate 12, and change electrical characteristics of devices ultimately formed over substrate 12. For instance, if oxide layer 14 is ultimately utilized as a gate oxide, then the region of substrate 12 beneath oxide layer 14 will be a channel region of a transistor gate. If nitrogen migrates through layer 14 and into the channel region, such can affect a threshold voltage of a transistor device, and destroy the device for its intended purpose.
  • [0021]
    Referring to FIG. 4, a stack 30 is formed over layer 14. Stack 30 comprises materials which are ultimately to be patterned into a transistor gate, and accordingly comprises at least one conductive layer. In the shown embodiment, stack 30 comprises two conductive layers, and specifically comprises conductive layers 32 and 34. Stack 30 further comprises an insulative layer 36 formed over conductive layers 32 and 34. Conductive layer 32 can comprise, for example, conductively-doped silicon such as, for example, conductively-doped polysilicon, and can be doped with either n-type or p-type conductivity-enhancing dopant. Conductive layer 34 can comprise, for example, a metal silicide, such as, for example, tungsten silicide or titanium silicide. Insulative layer 36 can comprise, for example, silicon nitride.
  • [0022]
    If conductive layer 32 comprises conductively-doped silicon, the nitrogen within layer 14 can block migration of dopants from polysilicon 32 into substrate 12. Such can alleviate problems which would otherwise occur if dopant were to migrate through oxide layer 14 and into the substrate 12. Problems which can occur through dopant migration from conductively doped layer 32 into substrate 12 are similar to the problems discussed above which can occur if nitrogen migrates from region 18 of oxide layer 14 into substrate 12, and correspond to problems associated with undesired doping of a channel region formed in substrate 12. Such problems can be particularly severe if p-type doped polysilicon is utilized as a conductive material in forming a PMOS device.
  • [0023]
    Referring to FIG. 5, oxide layer 14 and stack 30 are patterned into a transistor gate structure 40. Such patterning can be accomplished by, for example, photolithographic processing wherein a masking layer (such as photoresist) is formed over stack 30 and a pattern is transferred from the patterned masking layer to stack 30 and oxide 14. The masking layer (not shown) can then be removed after transfer of the pattern to lead to resulting structure 40. It is noted that although oxide layer 14 is shown patterned together with stack 30, the invention encompasses other embodiments wherein only stack 30 is patterned.
  • [0024]
    Lightly doped diffusion (Ldd) regions 42 are shown formed adjacent structure 40, and can be formed by, for example, implanting a conductivity-enhancing dopant into substrate 12 after forming patterned gate structure 40. Regions 42 can comprise one or both of either n-type conductivity-enhancing dopant or p-type conductivity-enhancing dopant, depending on the type of transistor device which is ultimately to be formed, (i.e., depending on whether the device is to be a PMOS transistor or an NMOS transistor).
  • [0025]
    Referring to FIG. 6, sidewalls 44 are shown formed adjacent gate structure 40. Sidewalls 44 typically comprise an insulative material, and can comprise, for example, silicon dioxide or silicon nitride. Sidewalls 44 can be formed by, for example, forming a layer of material over substrate 12 and structure 40, and subsequently anisotropically etching the layer of material to leave sidewall spacers 44 along sidewalls of structure 40.
  • [0026]
    Source/drain regions 46 are shown formed within substrate 12 and adjacent lightly doped diffusion regions 42. Source/drain regions 46 can be formed by, for example, implanting conductivity-enhancing dopant into substrate 12 after formation of sidewall spacers 44. Source/drain regions 46 are preferably heavily-doped (i.e., doped to a concentration of greater than 11019 atoms/cm3) with conductivity-enhancing dopant. The conductivity-enhancing dopant can be either n-type or p-type depending on the type of transistor device which is ultimately to be formed.
  • [0027]
    Gate structure 40, together with regions 42 and 46, defines a field effect transistor. A channel region 48 of such transistor is defined to be beneath oxide layer 14. Structure 40 can be utilized to control channel region 48 so as to gatedly connect a source/drain region on one side of gate 40 with a source/drain region on other side of gate 40.
  • [0028]
    It is noted that the structures of FIGS. 4-6 are not drawn to scale, and specifically that layer 14 is shown much larger in proportion to layers 32, 34 and 36 than would typically occur in actual structures. Layer 14 is shown in such proportion to permit the portions 18 and 20 of layer 14 to be clearly illustrated in the drawings.
  • [0029]
    In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4254161 *Aug 16, 1979Mar 3, 1981International Business Machines CorporationPrevention of low pressure chemical vapor deposition silicon dioxide undercutting and flaking
US4262631 *Oct 1, 1979Apr 21, 1981Kubacki Ronald MThin film deposition apparatus using an RF glow discharge
US4435447 *Nov 18, 1981Mar 6, 1984Fujitsu LimitedMethod for forming an insulating film on a semiconductor substrate surface
US4605447 *Apr 26, 1984Aug 12, 1986U.S. Philips CorporationMethods of manufacturing semiconductor devices
US4891684 *Aug 4, 1987Jan 2, 1990Hitachi, Ltd.Semiconductor device
US4996081 *Apr 7, 1986Feb 26, 1991Ellul Joseph PMethod of forming multiple nitride coating on silicon
US5026574 *Jan 25, 1989Jun 25, 1991The General Electric Company, P.L.C.Chemical vapor deposition process for depositing large-grain polysilicon films
US5032545 *Oct 30, 1990Jul 16, 1991Micron Technology, Inc.Process for preventing a native oxide from forming on the surface of a semiconductor material and integrated circuit capacitors produced thereby
US5142438 *Nov 15, 1991Aug 25, 1992Micron Technology, Inc.Dram cell having a stacked capacitor with a tantalum lower plate, a tantalum oxide dielectric layer, and a silicide buried contact
US5227651 *Feb 28, 1992Jul 13, 1993Samsung Electronics, Co., Ltd.Semiconductor device having a capacitor with an electrode grown through pinholes
US5237188 *Nov 27, 1991Aug 17, 1993Kabushiki Kaisha ToshibaSemiconductor device with nitrided gate insulating film
US5318924 *Jan 22, 1993Jun 7, 1994Hewlett-Packard CompanyNitridation of titanium-tungsten interconnects
US5324679 *Feb 28, 1992Jun 28, 1994Samsung Electronics Co., Ltd.Method for manufacturing a semiconductor device having increased surface area conductive layer
US5330920 *Jun 15, 1993Jul 19, 1994Digital Equipment CorporationMethod of controlling gate oxide thickness in the fabrication of semiconductor devices
US5330936 *May 27, 1992Jul 19, 1994Nec CorporationMethod of producing a silicon nitride film and method of fabricating a semiconductor device
US5378645 *May 18, 1993Jan 3, 1995Oki Electric Industry Co., Ltd.Method of making a semiconductor device with a capacitor
US5382533 *Jun 18, 1993Jan 17, 1995Micron Semiconductor, Inc.Method of manufacturing small geometry MOS field-effect transistors having improved barrier layer to hot electron injection
US5393702 *Jul 6, 1993Feb 28, 1995United Microelectronics CorporationVia sidewall SOG nitridation for via filling
US5397748 *Dec 24, 1992Mar 14, 1995Nec CorporationMethod of producing semiconductor device with insulating film having at least silicon nitride film
US5398641 *Jul 27, 1993Mar 21, 1995Texas Instruments IncorporatedMethod for p-type doping of semiconductor structures formed of group II and group VI elements
US5436481 *Jan 19, 1994Jul 25, 1995Nippon Steel CorporationMOS-type semiconductor device and method of making the same
US5498890 *Jul 6, 1992Mar 12, 1996Samsung Electronics Co., Ltd.Semiconductor device having a multi-layered dielectric structure and manufacturing method thereof
US5500380 *Apr 14, 1994Mar 19, 1996Goldstar Co., Ltd.Method for fabricating thin film transistor
US5504029 *Jun 6, 1994Apr 2, 1996Hitachi, Ltd.Method of producing semiconductor integrated circuit device having memory cell and peripheral circuit MISFETs
US5508542 *Oct 28, 1994Apr 16, 1996International Business Machines CorporationPorous silicon trench and capacitor structures
US5518946 *Feb 28, 1994May 21, 1996Sony CorporationProcess for fabricating capacitors in dynamic RAM
US5518958 *Jul 29, 1994May 21, 1996International Business Machines CorporationPrevention of agglomeration and inversion in a semiconductor polycide process
US5523596 *Mar 14, 1995Jun 4, 1996Mitsubishi Denki Kabushiki KaishaSemiconductor device having capacitor and manufacturing method therefor
US5596218 *Oct 18, 1993Jan 21, 1997Digital Equipment CorporationHot carrier-hard gate oxides by nitrogen implantation before gate oxidation
US5612558 *Nov 15, 1995Mar 18, 1997Micron Technology, Inc.Hemispherical grained silicon on refractory metal nitride
US5619057 *Apr 19, 1996Apr 8, 1997Sony CorporationComplex film overlying a substrate with defined work function
US5620908 *Sep 19, 1995Apr 15, 1997Kabushiki Kaisha ToshibaManufacturing method of semiconductor device comprising BiCMOS transistor
US5633036 *Apr 21, 1995May 27, 1997The Board Of Trustees Of The University Of IllinoisSelective low temperature chemical vapor deposition of titanium disilicide onto silicon regions
US5716864 *Jan 22, 1996Feb 10, 1998Nkk CorporationMethod of manufacturing a non-volatile semiconductor memory device with peripheral transistor
US5719083 *Jun 7, 1995Feb 17, 1998Sony CorporationMethod of forming a complex film over a substrate having a specifically selected work function
US5731235 *Oct 30, 1996Mar 24, 1998Micron Technology, Inc.Methods of forming a silicon nitrite film, a capacitor dielectric layer and a capacitor
US5760475 *Nov 14, 1994Jun 2, 1998International Business Machines CorporationRefractory metal-titanium nitride conductive structures
US5763922 *Feb 28, 1997Jun 9, 1998Intel CorporationCMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers
US5861651 *Feb 28, 1997Jan 19, 1999Lucent Technologies Inc.Field effect devices and capacitors with improved thin film dielectrics and method for making same
US5882978 *Apr 22, 1997Mar 16, 1999Micron Technology, Inc.Methods of forming a silicon nitride film, a capacitor dielectric layer and a capacitor
US5885877 *Apr 21, 1997Mar 23, 1999Advanced Micro Devices, Inc.Composite gate electrode incorporating dopant diffusion-retarding barrier layer adjacent to underlying gate dielectric
US5897354 *Dec 17, 1996Apr 27, 1999Cypress Semiconductor CorporationMethod of forming a non-volatile memory device with ramped tunnel dielectric layer
US5920779 *Jul 31, 1997Jul 6, 1999United Microelectronics Corp.Differential gate oxide thickness by nitrogen implantation for mixed mode and embedded VLSI circuits
US6033998 *Mar 9, 1998Mar 7, 2000Lsi Logic CorporationMethod of forming variable thickness gate dielectrics
US6040249 *Aug 8, 1997Mar 21, 2000Texas Instruments IncorporatedMethod of improving diffusion barrier properties of gate oxides by applying ions or free radicals of nitrogen in low energy
US6051865 *Nov 9, 1998Apr 18, 2000Advanced Micro Devices, Inc.Transistor having a barrier layer below a high permittivity gate dielectric
US6054396 *Jun 3, 1997Apr 25, 2000Micron Technology, Inc.Semiconductor processing method of reducing thickness depletion of a silicide layer at a junction of different underlying layers
US6057220 *Sep 23, 1997May 2, 2000International Business Machines CorporationTitanium polycide stabilization with a porous barrier
US6057584 *Dec 19, 1997May 2, 2000Advanced Micro Devices, Inc.Semiconductor device having a tri-layer gate insulating dielectric
US6060406 *May 28, 1998May 9, 2000Lucent Technologies Inc.MOS transistors with improved gate dielectrics
US6063713 *Nov 10, 1997May 16, 2000Micron Technology, Inc.Methods for forming silicon nitride layers on silicon-comprising substrates
US6077754 *Feb 5, 1998Jun 20, 2000Srinivasan; AnandMethods of forming a silicon nitride film, a capacitor dielectric layer and a capacitor
US6080629 *Apr 21, 1997Jun 27, 2000Advanced Micro Devices, Inc.Ion implantation into a gate electrode layer using an implant profile displacement layer
US6080682 *Dec 18, 1997Jun 27, 2000Advanced Micro Devices, Inc.Methodology for achieving dual gate oxide thicknesses
US6087229 *Mar 9, 1998Jul 11, 2000Lsi Logic CorporationComposite semiconductor gate dielectrics
US6087236 *Nov 24, 1998Jul 11, 2000Intel CorporationIntegrated circuit with multiple gate dielectric structures
US6091109 *May 11, 1999Jul 18, 2000Nec CorporationSemiconductor device having different gate oxide thicknesses by implanting halogens in one region and nitrogen in the second region
US6091110 *Oct 29, 1999Jul 18, 2000Spectrian CorporationMOSFET device having recessed gate-drain shield and method
US6093661 *Aug 30, 1999Jul 25, 2000Micron Technology, Inc.Integrated circuitry and semiconductor processing method of forming field effect transistors
US6168980 *Sep 26, 1996Jan 2, 2001Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the same
US6171900 *Apr 15, 1999Jan 9, 2001Taiwan Semiconductor Manufacturing CompanyCVD Ta2O5/oxynitride stacked gate insulator with TiN gate electrode for sub-quarter micron MOSFET
US6174821 *Jun 3, 1997Jan 16, 2001Micron Technology, Inc.Semiconductor processing method of depositing polysilicon
US6184110 *Apr 30, 1998Feb 6, 2001Sharp Laboratories Of America, Inc.Method of forming nitrogen implanted ultrathin gate oxide for dual gate CMOS devices
US6197701 *Oct 23, 1998Mar 6, 2001Taiwan Semiconductor Manufacturing CompanyLightly nitridation surface for preparing thin-gate oxides
US6201303 *Oct 14, 1999Mar 13, 2001Advanced Micro Devices, Inc.Method of forming a local interconnect with improved etch selectivity of silicon dioxide/silicide
US6207532 *Sep 30, 1999Mar 27, 2001Taiwan Semiconductor Manufacturing CompanySTI process for improving isolation for deep sub-micron application
US6207586 *Jun 17, 1999Mar 27, 2001Lucent Technologies Inc.Oxide/nitride stacked gate dielectric and associated methods
US6207985 *Feb 1, 1999Mar 27, 2001Texas Instruments IncorporatedDRAM memory cell and array having pass transistors with surrounding gate
US6225167 *Mar 13, 2000May 1, 2001Taiwan Semiconductor Manufacturing CompanyMethod of generating multiple oxide thicknesses by one oxidation step using NH3 nitridation followed by re-oxidation
US6228701 *Dec 19, 1997May 8, 2001Seimens AktiengesellschaftApparatus and method for minimizing diffusion in stacked capacitors formed on silicon plugs
US6232244 *May 1, 2000May 15, 2001Advanced Micro Devices, Inc.Methodology for achieving dual gate oxide thicknesses
US6245616 *Jan 6, 1999Jun 12, 2001International Business Machines CorporationMethod of forming oxynitride gate dielectric
US6255703 *Jun 2, 1999Jul 3, 2001Advanced Micro Devices, Inc.Device with lower LDD resistance
US6265327 *Jun 17, 1998Jul 24, 2001Japan Science And Technology Corp.Method for forming an insulating film on semiconductor substrate surface and apparatus for carrying out the method
US6268296 *Dec 18, 1998Jul 31, 2001Texas Instruments IncorporatedLow temperature process for multiple voltage devices
US6348420 *Dec 23, 1999Feb 19, 2002Asm America, Inc.Situ dielectric stacks
US6350707 *Sep 3, 1999Feb 26, 2002United Microelectronics Corp.Method of fabricating capacitor dielectric
US6362085 *Jul 19, 2000Mar 26, 2002Taiwan Semiconductor Manufacturing CompanyMethod for reducing gate oxide effective thickness and leakage current
US6399445 *Dec 15, 1998Jun 4, 2002Texas Instruments IncorporatedFabrication technique for controlled incorporation of nitrogen in gate dielectric
US6399448 *Nov 19, 1999Jun 4, 2002Chartered Semiconductor Manufacturing Ltd.Method for forming dual gate oxide
US6399520 *Mar 9, 2000Jun 4, 2002Tokyo Electron LimitedSemiconductor manufacturing method and semiconductor manufacturing apparatus
US6410991 *Nov 20, 1998Jun 25, 2002Mitsubishi Denki Kabushiki KaishaSemiconductor device and method of manufacturing the same
US6413881 *Mar 9, 2000Jul 2, 2002Lsi Logic CorporationProcess for forming thin gate oxide with enhanced reliability by nitridation of upper surface of gate of oxide to form barrier of nitrogen atoms in upper surface region of gate oxide, and resulting product
US6682979 *Sep 12, 2001Jan 27, 2004Micron Technology, Inc.Methods of forming transistors associated with semiconductor substrates
US6686298 *Jun 22, 2000Feb 3, 2004Micron Technology, Inc.Methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates
US6690046 *Nov 13, 2001Feb 10, 2004Micron Technology, Inc.Semiconductor assemblies, methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates
US6723599 *Dec 3, 2001Apr 20, 2004Micron Technology, Inc.Methods of forming capacitors and methods of forming capacitor dielectric layers
US6875707 *Apr 17, 2003Apr 5, 2005Micron Technology, Inc.Method of forming a capacitor dielectric layer
US6878585 *Aug 29, 2001Apr 12, 2005Micron Technology, Inc.Methods of forming capacitors
US6891215 *Apr 17, 2003May 10, 2005Micron Technology, Inc.Capacitors
US6893981 *Jul 2, 2003May 17, 2005Hynix Semiconductor Inc.Method of manufacturing a semiconductor device by RTA process in nitrogen atmosphere
US20020009861 *Jun 12, 1998Jan 24, 2002Pravin K. NarwankarMethod and apparatus for the formation of dielectric layers
US20020052124 *Nov 14, 2001May 2, 2002Ivo RaaijmakersIn situ dielectric stacks
US20020094620 *Jan 15, 2002Jul 18, 2002Sandhu Gurtej S.Transistor Structures
US20020094621 *Jan 15, 2002Jul 18, 2002Sandhu Gurtej S.Methods of forming a nitrogen enriched region
US20020098710 *Jan 15, 2002Jul 25, 2002Sandhu Gurtej S.Methods Of Forming Transistors
US20030034518 *May 17, 2001Feb 20, 2003Kabushiki Kaisha ToshibaMethod for manufacturing semiconductor memory
US20050087820 *Aug 22, 2003Apr 28, 2005Gang BaiHigh dielectric constant metal oxide gate dielectrics
US20060134864 *Dec 22, 2004Jun 22, 2006Masaaki HigashitaniMulti-thickness dielectric for semiconductor memory
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8058130 *Aug 22, 2008Nov 15, 2011Micron Technology, Inc.Method of forming a nitrogen-enriched region within silicon-oxide-containing masses
US20090215253 *Aug 22, 2008Aug 27, 2009Sandhu Gurtej SMethod of Forming a Nitrogen-Enriched Region within Silicon-Oxide-Containing Masses
Classifications
U.S. Classification257/405, 257/410, 257/E29.266, 438/216, 257/411, 257/E29.132, 257/E21.334, 257/E21.268, 257/E21.193, 257/E21.2
International ClassificationH01L21/28, H01L29/51, H01L21/8238, H01L29/76
Cooperative ClassificationH01L21/3144, H01L21/28202, H01L21/28185, H01L21/28061, H01L29/513, H01L29/6659, H01L29/518, H01L29/7833, H01L21/265, H01L21/28167
European ClassificationH01L21/28E2C2N, H01L29/51B2, H01L21/28E2C2C, H01L21/314B1, H01L21/265, H01L29/51N, H01L21/28E2C2