Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.


  1. Advanced Patent Search
Publication numberUS20070146083 A1
Publication typeApplication
Application numberUS 11/681,941
Publication dateJun 28, 2007
Filing dateMar 5, 2007
Priority dateMay 2, 2003
Also published asCN1784831A, CN1784831B, US7187241, US20040222856
Publication number11681941, 681941, US 2007/0146083 A1, US 2007/146083 A1, US 20070146083 A1, US 20070146083A1, US 2007146083 A1, US 2007146083A1, US-A1-20070146083, US-A1-2007146083, US2007/0146083A1, US2007/146083A1, US20070146083 A1, US20070146083A1, US2007146083 A1, US2007146083A1
InventorsJerrell Hein, Axel Thomsen
Original AssigneeJerrell Hein, Axel Thomsen
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Calibration of oscillator devices
US 20070146083 A1
A clock device having a resonating device such as a crystal of SAW supplying a controllable oscillator such as a digitally controlled oscillator is calibrated by supplying a calibration clock. A phase-locked loop is utilized to generate one or more correction factors causing the PLL to lock to the calibration clock. The one or more correction factors are then stored in non-volatile memory.
Previous page
Next page
1. A method to configure a device to generate an output signal having a particular frequency, the method comprising:
receiving a calibration clock signal over an input/output terminal of the device;
generating at least one control value in a calibration control loop of the device that includes a phase detector and a digitally controlled oscillator (DCO), to cause an output signal of the DCO to lock to a multiple of the calibration clock signal, thereby causing the device to generate the output signal having the particular frequency; and
storing a value corresponding to the at least one control value in a non-volatile memory in the integrated circuit.
2. The method as recited in claim 1 wherein the calibration control loop is a phase-locked loop.
3. The method as recited in claim 1 further comprising:
supplying another calibration clock signal to the device having a different frequency than the calibration clock signal;
generating at least one additional control value in the calibration control loop to cause the output signal of the DCO to lock to a multiple of the other calibration clock signal; and
storing another value corresponding to the at least one additional control value in the non-volatile memory.
4. The method as recited in claim 1 further comprising storing a history of control values in the integrated circuit prior to stopping the calibration clock signal.
5. The method as recited in claim 1 further comprising querying the device to verify that lock was achieved during a time the calibration clock signal was being supplied to the device.
6. The method as recited in claim 1 further comprising selecting a bandwidth of the calibration control loop to be one of at least at least a first and second bandwidth prior to supplying the calibration clock signal.
7. The method as recited in claim 1 further comprising storing a plurality of control values corresponding respectively to different output frequencies of the device.
8. The method as recited in claim 1 further comprising supplying the calibration clock determining the control value while the device, including a crystal oscillator and an integrated circuit, are in a sealed package.
9. The method as recited in claim 8 further comprising supplying the calibration clock while the integrated circuit is at different temperatures and storing information corresponding to control values determined at the different temperatures and temperature information corresponding to the different temperatures in the non-volatile memory.
10. A device configured according to the method of claim 1.
11. An apparatus comprising:
an integrated circuit including,
a controllable oscillator coupled to receive a reference frequency signal and a control value and to output a clock signal;
a terminal to receive a calibration clock signal;
a phase-locked loop circuit including the controllable oscillator, coupled to the terminal, the phase-locked loop circuit responsive to the calibration clock signal and a feedback signal from the controllable oscillator to generate a control signal to cause the controllable oscillator to lock to a multiple of the calibration clock signal; and
a non-volatile memory for storing a value corresponding to the control signal.
12. The apparatus as recited in claim 11 further comprising a sealed package and a resonating device coupled to supply the reference frequency signal, the resonating device packaged in the sealed package with the integrated circuit.
13. The apparatus as recited in claim 11 further comprising a storage location storing an indication of whether lock was achieved while the calibration clock signal was being supplied to the terminal and wherein the integrated circuit is responsive to a query to supply the indication.
14. The apparatus as recited in claim 12 wherein the resonating device is one of a crystal and a surface acoustic wave (SAW) device.
15. The apparatus as recited in claim 11 wherein a bandwidth of the phase-locked loop is selectable between at least a first and second bandwidth.
16. An apparatus comprising:
a terminal for receiving a calibration clock signal;
a controllable oscillator coupled to receive a reference signal and generate a clock signal;
means for calibrating the apparatus utilizing the calibration clock signal by internally generating, in a phase-locked loop, one or more control values for the controllable oscillator to cause the oscillator to output a signal corresponding to the calibration clock; and
a non-volatile storage for storing one or more values corresponding to the one or more control values.
17. The apparatus as recited in claim 17 wherein the apparatus comprises an integrated circuit and a resonating device in a sealed package.
18. The apparatus as recited in claim 42 wherein the controllable oscillator is a voltage-controlled oscillator.
  • [0001]
    This application is a continuation of U.S. patent application Ser. No. 10/675,543, U.S. Pat. No. 7,187,241, filed Sep. 30, 2003, which claims benefit under 35 U.S.C. 119(e) of application No. 60/467,813, filed May 2, 2003, both of which are incorporated herein by reference.
  • [0002]
    This application relates to oscillator devices such as VCXOs and XOs and more particularly to calibration of such devices.
  • [0003]
    In the crystal oscillator (XO) and voltage-controlled oscillator (VCXO) markets, standard low cost four or six pin XO and six pin VCXO packages having standard inputs/outputs (I/Os) are commonly used. In order to provide greater flexibility, some XO and VCXO devices include both an integrated circuit (IC) and a crystal (or surface acoustic wave (SAW) device), supplying a source frequency, in the package. In order to program and/or calibrate such XO or VCXO devices, some prior art approaches have used additional pins or contact points on the package to supply one or more programming parameters that determine the output frequency supplied by the XO or VCXO device. The use of extra package pins or contact points to provide programmability may require custom packages, which can result in additional package size, additional tooling and higher manufacturing costs. In addition, there may be a marketing disadvantage from using a non-standard package. Thus, for certain applications, additional package pins for programming may be undesirable. Other prior art techniques have utilized existing package pins for such programming.
  • [0004]
    In prior art devices, in order to program the output frequency, one or more parameter(s) are supplied to the XO or VCXO device, the output frequency is measured, and, if necessary, new parameters are supplied to adjust the output frequency. Such calibration can be time consuming. In addition, the parameter(s) appropriate for one crystal and semiconductor device pair may need to be adjusted for other crystal/semiconductor device pairs.
  • [0005]
    Rather than program through package pins, some prior art techniques use an open top package with additional connection points on the integrated circuit in order to calibrate the device prior to packaging. However, programming with an open lid on the package may not be desirable because after calibration with the open lid, the device characteristics can change after the lid is sealed, at least partially defeating the calibration efforts. If the device is not programmable at all, the inability to program a device means that the device lacks flexibility and calibration features.
  • [0006]
    Accordingly, it would be desirable to provide a flexible device for crystal oscillator (XO) and voltage-controlled oscillator (VCXO) applications with improved programming and calibration capability.
  • [0007]
    Accordingly, according to an embodiment of the invention, a device is provided for use in XO and VCXO applications that is calibrated by supplying a calibration clock to the device and having the device generate its own correction factors internally using a control loop such as a phase-locked loop configured to control the output clock of the controllable oscillator during calibration and cause the output clock to lock to a multiple of the calibration clock.
  • [0008]
    In one embodiment, a method is provided that includes receiving a calibration clock over a terminal; generating at least one correction factor using a control loop to lock an output clock generated by a controllable oscillator to a multiple of the calibration clock; and storing a value corresponding to the at least one correction factor in a non-volatile memory.
  • [0009]
    In another embodiment, a method is provided for calibrating a device that includes a controllable oscillator and a resonating device that supplies a fixed reference frequency used by the controllable oscillator to synthesize an output clock, the controllable oscillator and the resonating device being mounted in a package. The method includes supplying a calibration clock to an input/output terminal of the device; generating a control value to cause the controllable oscillator to lock to a multiple of the calibration clock; and storing the control value in a non-volatile memory in the device.
  • [0010]
    In another embodiment, the invention provides a device that includes a controllable oscillator coupled to receive a reference frequency and a control value and to output a clock. A terminal of the device receives a calibration clock. A phase-locked loop circuit using the controllable oscillator is programmably provided and is coupled to receive the calibration clock and generate a correction factor to cause the controllable oscillator to lock a multiple of the calibration clock. A non-volatile memory stores the correction factor.
  • [0011]
    The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.
  • [0012]
    FIG. 1 illustrates a device according to an embodiment of the present invention having an integrated circuit and a crystal packaged in a standard six pin VCXO ceramic package.
  • [0013]
    FIG. 2 illustrates a device according to an embodiment of the present invention having an integrated circuit and a crystal in a configuration in which they are packaged in a standard four pin XO ceramic package.
  • [0014]
    FIG. 3 illustrates an embodiment utilizing a multi-function output enable input/output terminal that provides a serial communication terminal and an input terminal for receiving a configuration clock.
  • [0015]
    FIG. 4 illustrates an embodiment in which P1 and P2 I/O terminals provide a serial communication terminal for programming and for receiving a configuration clock.
  • [0016]
    FIG. 5 illustrates exemplary read and write formats utilized for communicating over the serial port.
  • [0017]
    FIG. 6 illustrates exemplary use of Manchester encoding for data supplied over the serial port.
  • [0018]
    FIG. 7 illustrates exemplary use of a calibration clock over the serial port.
  • [0019]
    FIG. 8 illustrates an exemplary embodiment of the digitally controlled oscillator utilized in FIGS. 3 and 4.
  • [0020]
    The use of the same reference symbols in different drawings indicates similar or identical items.
  • [0021]
    Referring to FIG. 1, a high level block diagram of an embodiment of the invention includes an integrated circuit 10, described further herein, coupled to a crystal 11. Both the integrated circuit 10 and the crystal 11 are packaged in a standard ceramic package 15 that is typically utilized for packaging a voltage-controlled crystal oscillator (VCXO). Typical packages sizes are 57 mm and 914 mm. In one embodiment, the crystal used is a third overtone 116.64 MHz crystal. Note that another resonating device, such as a surface acoustic wave (SAW) device, may be utilized in place of crystal 11. The package 15 includes standard input/output signals including a voltage control input 17, a power and ground input 19 and 21, respectively, clock out plus and minus 23 and an output enable terminal 27.
  • [0022]
    Referring to FIG. 2, a four pin XO package implementation is illustrated in which the control voltage input 17 is not utilized and the output clock 29 is single ended. In a six pin XO package configuration, the control voltage input on the package is not connected when the package 15 is mounted to a board.
  • [0023]
    Note that the terms “pin” and “terminal” as used herein are intended to refer to any kind of electrical connection provided on a package or integrated circuit such as a pin on a package or a contact pad on an integrated circuit. The term input/output (I/O) terminal (or pin) is intended to mean either a terminal that functions as an input, an output or both.
  • [0024]
    Table 1 shows industry standard input/output (I/O) for four pin and six pin XOs and six pin VCXOs. As can be seen from Table 1, there is one common static input in all of the packages—the Output Enable/Disable (OE) pin.
    TABLE 1
    1 Power Power Power
    2 Ground Ground Ground
    3 Clock Out Clock Out+ Clock Out+
    4 Output Clock Out− Clock Out−
    5 No Connection Control Voltage
    6 Output Output
    Enable/Disable Enable/Disable
  • [0025]
    In order to provide a more flexible clock device, according to an embodiment of the present invention, the OE pin 27 is multi-functional. That is, in one embodiment, the OE terminal functions as a normal enable signal causing the output clock(s) to be either supplied or not, according to the voltage level on the OE terminal. In addition, according to an embodiment of the present invention, the OE terminal 27 is also used for programming and calibrating the device 10. In order to program the integrated circuit device, the OE terminal 27 is used to communicate serial data to and from the integrated circuit 10. Thus, in addition to normal enable/disable functionality, in one embodiment of the invention, the OE pin 27 serves as a serial port for access to storage locations internal to integrated circuit 10, thus providing programmability. In an embodiment, the OE pin is bi-directional, implemented as an open drain with a weak pull-up. In some embodiments, the serial communication may be unidirectional into integrated circuit 10.
  • [0026]
    In addition, OE terminal 27 can function as a calibration input used to internally generate calibration correction factors using an internal PLL. The calibration input receives a calibration clock providing a frequency reference for calibration. The calibration clock feature is useful, e.g., so that the device can lock its output clock to the calibration clock using an internal PLL, and correction factors used to lock the PLL to the calibration clock can be stored for absolute output frequency and/or frequency versus temperature, as described further below.
  • [0027]
    Adapting the OE terminal to be multi-functional provides both programmability and calibration capability, and because a standard input terminal is utilized for the functions, no special packaging is required, resulting in low cost for the additional functionality. Significantly, the functions can be performed after the device is packaged and sealed. In addition, low frequency test equipment can be used to provide programming and calibration of the devices in a sealed package without any additional package pins.
  • [0028]
    Referring to FIG. 3, a block diagram illustrates an embodiment of integrated circuit 10 utilized in a six pin VCXO package implementation. In the illustrated embodiment, implementing the multi-functional OE terminal 27 is accomplished as follows. The output enable signal supplied from an external source to OE terminal 27 is provided to control circuit 30, which may include a sampling circuit and a state machine. The control circuit 30 determines whether the received signal is a valid output enable signal, serial data communication, or a calibration clock. If the signal on OE terminal 27 is determined to be a valid output enable signal, then the signal value on OE pin 27 is utilized to generate an internal output enable control signal 31, which in turn enables (or disables) output drivers 33 that supply the differential clock outputs CLKOUT+ and CLKOUT−.
  • [0029]
    Control circuit 30 determines whether the signal present on I/O terminal 27 is a valid output enable signal, serial data, or a calibration clock as follows. An internal oscillator clock asynchronously oversamples the OE I/O terminal. Any static value (all samples having the same value) that persists more that a predetermined time period, tSTATIC, is interpreted as a change to or as a valid enable/disable signal and the output clocks are selectively enabled or disabled based on that static value. The time period tSTATIC may be programmable. The sampling circuit functions as a deglitching circuit ensuring that short term changes on I/O terminal 27 do not cause changes to the enable/disable control of the output clock terminal(s).
  • [0030]
    In order to provide bi-directional data communication via I/O terminal 27, a bi-directional serial data format is utilized that includes guaranteed transitions at less than tSTATIC intervals. In one embodiment, the serial data format includes an indication of read or write, the register or other internal address, and direction (either data input or output). Because transitions of the serial communication are guaranteed at less than tSTATIC intervals, activity on the OE I/O terminal for serial data I/O will not interfere with the normal enable/disable functionality. In addition, a serial data format is selected that is sufficiently complex, e.g., with appropriate error detection capability, to preclude the possibility that a glitch at the OE terminal during normal operation would be inadvertently interpreted as a serial port command.
  • [0031]
    In order to distinguish between calibration clocks and serial data, a serial data command is utilized that indicates to the device that the calibration clock will be applied next. That command enables the calibration PLL. After this command, the user supplies the low frequency clock to the OE terminal. The frequency of the calibration clock may be low even though the output frequencies are high due to the use of the divider 37 in the feedback path from the oscillator 39. Note however, that the frequency of the calibration clock should be high enough to provide transitions at less than tSTATIC intervals so as not to interfere with the normal enable/disable operation.
  • [0032]
    The device illustrated in FIG. 3 can function as a voltage-controlled crystal/SAW oscillator (VCXO/VCSO) or as a fixed-frequency clock source (XO/SO). A register bit setting may be used to select between the modes of operation. In voltage-controlled oscillator operational mode the VC analog voltage input port 43 (see FIG. 1) is coupled to the on-chip analog to digital converter (ADC) 45, which is used to convert VC into the digital frequency control word for the DCO. When operating as a fixed-frequency clock source (XO/SO), the ADC 45 is powered down and its output is fixed to its mid-scale value.
  • [0033]
    Referring to FIG. 4, in another embodiment, the option is provided for using one of two dedicated I/Os on the integrated circuit device. The P1 port 81 is a dedicated I/O that functions as a bidirectional serial port for register data reads and writes, and as a calibration clock input, similar to the function of the OE pin used for programming and calibration described above but without any OE pin functionality. The P2 port 82 is also a dedicated I/O with the same serial bus and calibration clock functionality as P1; however, once programming is completed, P2 can be converted from a dedicated serial port I/O to an input control for the output enable function. Until the dedicated I/O functionality is disabled on P2, there is no output enable pin functionality provided by P2. At the initiation of manufacture test, before the on-chip non-volatile memory (NVM) has been written, either P1 and P2 are able to receive serial bus and calibration clock signals as dedicated I/Os (both should not be used at the same time). At the completion of the manufacture test programming of the various programmable registers, the user may write the programmable register values into non-volatile memory. P2 can then be programmed to function as an output enable control input causing its dedicated programmable I/O functionality to be permanently disabled. That may be accomplished by writing a keyword byte to a programmable register (activate output enable register) to turn on the output enable functionality of the P2 pin and terminate the dedicated serial I/O functionality of the P2 I/O. That may be accomplished using logic gates enabling one function and disabling the other function according to the active output enable register value. P1 always is available to function as a serial and calibration clock port.
  • [0034]
    Writing the activate output enable register may cause the value to be written into the non-volatile memory (NVM). Alternatively, a specific command may cause the value in the activate output enable register (and other volatile storage) to be written into the NVM. Once the activate output enable register byte has been written into the non-volatile memory (NVM) with the appropriate keyword byte, the P2 I/O functions as the output enable input which controls the state of the clock output buffer. If the NVM is one-time programmable, the change is permanent. On power-up or reset, the value in the NVM is loaded into the register to control the function of P2. The active polarity of the P2 I/O when it has been programmed to function as an output enable pin may be controlled by programmable register bits. In addition, register control of the output drivers may be provided. The state of the output driver when disabled (e.g., tristate, hold logic 0, or 1) may also be controlled by register control bits.
  • [0035]
    Similar to the OE pin described in relation to FIG. 3, an input deglitching circuit 83 guarantees that short term glitches or pulses on the P2 pin are ignored and do not affect the internal buffer disable control. The length of the deglitch interval, also referred to herein as (tSTATIC) may be programmable via programmable register bits, e.g., by programming the number of consecutive samples required for validation. In one embodiment, the number of samples varies between 1 and 1024. Similar to operation of output terminal 27 described above, all samples of the P2 input should have the same value for the entire duration of the deglitch interval before the state is validated and reflected at the internal buffer control. In one embodiment, the sample clock rate for the deglitch circuit is approximately 10 MHz (fsamp=fosc/512).
  • [0036]
    The serial port is typically used during manufacture test to establish the desired device configuration in the on-chip non-volatile memory (NVM) 60. Serial port communications can begin following a power-on-reset of the device. An exemplary command format for the serial bus is shown in FIG. 5. Each transmission consists of 3 eight bit bytes of data: the preamble byte 501, the instruction byte 503, and the address/data byte 505. One extra clock cycle 507 exists for the Read command in order to allow time for placing the transmit output of the test equipment hooked up to the device in high impedance before the first read bit is sent by the device. The serial port state machine, which may be part of deglitching circuit 83, returns to its initialized condition if any invalid input data is detected or if no activity occurs on the bus. That feature guarantees that the state machine can always be brought to a known condition before signaling begins. In one embodiment, all data sent from the test equipment (master) to the device (slave) is Manchester encoded with a symbol rate of approximately 10 kbps. The Manchester encoding creates guaranteed transitions in the data pattern that are used by the device to determine the master's transmission rate. In an embodiment, read data sent from the device to the test equipment is in a non-return to zero (NRZ) format, which maximizes the available sampling time for the test equipment master. The test equipment master can sample the read data using the same internal clock used to generate the transmit data.
    TABLE 2
    BYTE 1 BYTE 2
    Instruction Address/Data[7:0] Comments
    00000000 AAAAAAAA Set Address
    01000000 DDDDDDDD Write
    01100000 DDDDDDDD Write and Increment Address
    11000000 DDDDDDDD Read
    11100000 DDDDDDDD Read and Increment Address
    10100000 AAAAAAAA Read Stored Address Value
    10000000 XXXXXXXX Reserved
    00100000 XXXXXXXX Reserved
  • [0037]
    FIG. 6 gives illustrates a Manchester encoded “0” and “1” and also shows the required preamble data pattern. Note that the preamble contains multiple Manchester code violations in order to increase its uniqueness and reduce the chances of false preamble detection.
  • [0038]
    Referring again to the embodiment illustrated in FIG. 4, the digitally-controlled oscillator (DCO) 39 is driven by a digital frequency control word M and produces a low jitter output clock. The control word M (50) supplied to the DCO 39 is generated by summing a reference frequency control word (RFREQ) with the VCO ADC 45 output (VCADC) and the temperature compensation value (DELMT) in summer 49. The fixed frequency external crystal 11, SAW, or clock provides a low jitter reference needed to synthesize the output clock. In one embodiment, frequency synthesis is done digitally, eliminating sensitive noise entry points. In one embodiment, the center frequency of the device is determined by the RFREQ DCO input and the HS_DIV and N1 output divider values.
  • [0039]
    In one embodiment, different calibration approaches with increasing levels of accuracy may be utilized. For some applications, the inherent frequency accuracy and temperature stability of the on-chip crystal oscillator, SAW oscillator, or external reference clock may be sufficient. In this case, no calibration features are needed. A register bit may be used to disable the calibration correction features, in which case the temperature compensation (DELMT) value is forced to mid-scale.
  • [0040]
    In some applications, it may be adequate to perform a one-time characterization of the device with the crystal or SAW type being used, deriving a set of nominal calibration correction factors from this characterization. Following the characterization, these calibration factors may be loaded into the memory of every device without individual calibration. This approach requires some time initially to generate the nominal calibration factors but does not require calibration of each device.
  • [0041]
    Alternatively, it is possible to individually calibrate each device, generating a unique set of calibration factors for each one. That approach addresses errors due to the performance parameters of each combination of the device and crystal or SAW. The highest level of error reduction is achieved at the cost of increased test time. Individual calibration is most feasible when each device and crystal or SAW is mounted and packaged together and then tested after packaging.
  • [0042]
    The method for frequency and temperature calibration of the DCO uses an external calibration clock applied at the serial port (the OE pin, P1 or P2). In calibration mode, a digital PLL is implemented around the DCO, locking the DCO output clock to an integer multiple of the low frequency input calibration clock. Once the calibration clock is applied, the device internally generates the required calibration correction factors to generate the desired output frequency.
  • [0043]
    With reference to FIGS. 3 and 4, calibration according to an embodiment of the invention operates as follows. First the temperature compensation DELMT (delta M over temperature) should be turned off. That forces its contribution to summing node 49 to 0. If desired, it may be enabled after the calibration is complete. If the device is being used as a VCO, VCO mode should be enabled and the analog input Vc 43 should be set to its mid-scale voltage during the calibration. That sets the analog to digital converter 45 at midrange. If the device is being used as a fixed frequency oscillator, VCO mode should be disabled to cause the output of the ADC 45 to be at midscale and thus not affect the output frequency. Next the calibration clock frequency range (N3 divider value) 35 should be selected. In one embodiment, there are two possible frequency ranges for the calibration clock. A register bit can be used to select the range from 1 to 2 MHz, (the divider value=1). To select the range from 8 to 16 MHz, the input divider N3 is set to a divider value to 8. The choice of calibration clock frequency range is based on the availability of precision clock sources in the manufacturing test environment. Other embodiments may have different values for the divider block N3 or lack the divider block entirely.
  • [0044]
    The values for dividers 35 (N3), 37 (N2), high speed divider (HS_DIV) 38 (FIG. 4) and 61 (N1) should be selected along with the calibration clock frequency. The equation relating the calibration clock frequency to the output frequency is as follows for one embodiment of the invention:
    f OUT =f CALCK N2/(HS DIVN1) (for N3=1), or
    f OUT =f CALCK N2/(8HS DIVN1) (for N3=8),
    where HS_DIV=[4, 5, 6, 7, 9, 11], 1≦N1≦27 and N2=256, 512, 1024
    Other embodiments may provide other divider values, additional or fewer dividers and thus have different equations for determining the output frequency.
  • [0045]
    In some embodiments, the calibration loop bandwidth is also selectable. In one embodiment, two choices for calibration loop bandwidth are available, which are selected according to a register bit. The wider bandwidth provides faster settling time, but allows more of the calibration clock phase noise to affect the absolute frequency accuracy when the DPLL is frozen. The lower bandwidth has slower settling, but less variation in the absolute frequency value when the DPLL is frozen. The optimal choice is a function of the calibration clock jitter and the absolute frequency accuracy requirement for the application.
  • [0046]
    Referring to FIG. 7, the control circuit 30 then receives a command (CCK_ON) setting the calibration clock on register bit to one through a serial port register write, indicating that a calibration clock is to be supplied over the serial port (input/output terminal 27, P1, or P2). Subsequently, the calibration clock can be supplied as an input frequency reference for the calibration PLL. FIG. 7 illustrates a command sequence including a preamble, write command and data followed by application of the calibration clock. In response to the write command, the control state machine selects multiplexer input A from the digital phase detector and loop filter 51, which forms a phase-locked loop with DCO 39 in this configuration. The calibration clock (CALCK) is supplied via node 53 to the divider circuit 35. The digital phase detector and loop filter 51 detects the phase/frequency difference between the calibration clock and the output of the DCO 39 and provides a correction signal 58 to summer 49 through multiplexer 47 to adjust the control signal M supplied to the DCO 39 to reflect that difference. The calibration clock is applied for sufficient amount of time to allow the PLL to settle and establishing the correction factors needed to lock the DCO 39 output clock to an integer multiple of the low frequency input calibration clock. In other embodiments, the DCO may lock to a fractional multiple (e.g., a ratio or integers) of the calibration clock according to the dividers utilized. Note that because of the divider 37 in the feedback path of the PLL, the calibration clock can be a low frequency signal even for those devices with high speed output clocks. Note that control operations during calibration, e.g., to select the multiplexer input and store the value of M, may be controlled via commands sent to serial port, the result of internal control generated by, e.g., a state machine in control circuit 30, or both.
  • [0047]
    Once the PLL is locked and settled the calibration clock is stopped as shown in FIG. 7. That causes the internal state of the device to be stored and the CCK_ON bit is automatically reset to zero. The cessation of the clock is detected by the control circuit 30 causing it to freeze the correction values internally. If the delay required to detect the cessation of the clock allows the PLL to be disturbed before the correction values are stored, a history of the correction values can be kept on-chip and the correction values that existed before the actual clock cessation can be kept. The correction values that are stored may be the correction factor generated by the phase detector and loop filter 51 or the value of M when the PLL is locked to the calibration clock (essentially the same as the correction factor but after the summing node 49). To avoid any inaccuracies in the frozen register values due to the loss of clock detection delay, a running history of the values is kept and the values that existed immediately before the loss of clock are stored when the PLL is frozen. The running history may be stored in registers in the control circuit 30. The correction value(s), along with appropriate divider values, can be stored in the non-volatile memory 60, which may, e.g., be implemented as an EPROM, EEPROM, or any other suitable non-volatile memory. The correction value is used to generate the control value supplied to the DCO 39 by supplying the correction value to summing node 49 during normal operation.
  • [0048]
    In one embodiment, a lock detection mechanism is included for the calibration PLL. A lock detect bit (LOCK) is the result of an analysis of the PLL phase detector output. A re-triggerable one-shot is set each time the phase detector output indicates a full-scale condition (phase cycle slip). The retrigger time of the one-shot may be programmable via a register bit. Therefore, if no cycle slip has occurred for the retrigger time, the internal lock detection indicator bit (LOCK) is set to one, indicating that the PLL is in lock. The internal lock detection indicator bit (LOCK) can be queried to verify that the PLL achieved lock during the time the calibration clock was active.
  • [0049]
    Once the calibration clock has ceased for a sufficient amount of time defined by a predetermined time period, the internal over sampling state machine returns to its reset or initialization state, waiting for further activity on OE, P1 or P2, and ready to receive additional commands. This timeout feature prevents lockup of the state machine, guaranteeing a known starting condition for the user.
  • [0050]
    Note that the serial communication capability available through input/output terminal 27 also allows a user to program a fixed control value to set oscillator 39 to a specific output frequency by writing to frequency tune storage location 65 (referred to as RFREQ in FIG. 4), supplying that value to multiplexer 47 and selecting the B input of multiplexer 47 to be supplied to summing node 49. Additionally, the divider ratios in any or all of divider blocks 35, 37, 38 and 61 may be written and/or read via the serial port provided by input/output terminal.
  • [0051]
    Note that calibration can also be performed without a calibration clock input. However, that requires multiple serial data writes to the device to set the correction factor supplied, e.g., through summing node 49 so that while the control voltage Vc is centered, the clock out signal matches an external calibration clock. By instead using a calibration clock supplied over the serial port, the device can itself find the desired correction value by locking its PLL to the calibration clock.
  • [0052]
    The on-chip non-volatile memory (NVM) 60 provides for permanent storage of device configuration settings and calibration settings at manufacture. The NVM memory space includes bits for all of the settings necessary to fully configure the device. The volatile memory space includes duplicate bits for each NVM bit, plus additional bits that do not require non-volatile storage. In one embodiment, the non-volatile memory is one time programmable. A primary (M1) and secondary (M2) NVM space are provided to allow the NVM settings to be written twice during the lifetime of the device. A status register may be used to indicate the current status of M1 and M2. Data is written from volatile memory, such as registers, into NVM using the STORE command. All volatile memory bits with duplicates in the NVM space are written with one command. The first time the STORE command is executed, the M1 NVM space is written. When the write is initiated, a status bit (M1_WR) is permanently set. Once the write is completed, STORE is reset to zero, a read of Ml is done, and the result is compared to the volatile memory settings. If there is a match, then the NVM write has been successful and the M1_CHK status bit is permanently set. The next time the STORE command is executed, the M2 NVM space will be written. After device power-up or reset, the NVM status bits are checked and the appropriate NVM memory space downloaded into the volatile memory. The appropriate NVM space may also be downloaded on command using the RECALL register bit. Once the download is complete, RECALL is reset automatically.
  • [0053]
    Upon power up, the device internally executes a power on-reset (POR) which resets the internal device logic, loads the various setting stored in the non-volatile memory into volatile memory (e.g., the various control registers), and places the device output into high impedance. A register bit may also be used to initiate a reset.
  • [0054]
    As stated above, in one embodiment, the center frequency of the device is determined by the RFREQ DCO input and the HS_DIV and N1 output divider values. In one embodiment, the device has the capability of storing four unique sets of RFREQ, HS_DIV, and N1 values representing four unique selectable output frequencies. There need not be a relationship between the four frequencies desired. This feature is useful in applications where a different output frequency is required depending on the system configuration. The FRQSEL[1:0] inputs 85 select which set of RFREQ, HS_DIV, and N1 values are used. If this feature is not desired, the FRQSEL[1:0] pins can be left floating, in which case default values are selected.
  • [0055]
    Note that the devices illustrated in FIGS. 3 and 4 provide temperature compensation. That compensation is achieved by supplying the appropriate compensation value from non-volatile memory 60 based on the temperature detected by thermometer 67. Calibration for temperature compensation involves generating digital correction factors for various temperatures of interest.
  • [0056]
    In one embodiment, temperature compensation values are determined as follows. First a reference temperature point is determined. The calibration at this temperature sets the RFREQ value to the DCO, and all other temperature/frequency points are calculated with respect to this reference point. The reference temperature does not have to be the nominal ambient temperature of operation. To establish the reference temperature calibration point, a temperature calibration point register (TCP[2:0]) is set to 000, FRQSEL[1:0]=11 (if that feature is provided), and the device is brought to the desired reference temperature. The calibration clock is then applied through the P1 or P2 pin. When the clock is stopped, the M value corresponding to the frozen frequency and the temperature value are stored in the RFREQ_11 and RTEMP RAM registers, respectively. The stored values of M and the temperature are the values that existed immediately before the clock was stopped to avoid any glitches that might occur after the calibration clock is stopped.
  • [0057]
    To generate the calibration points across temperature, after establishing the reference temperature calibration point, TCP[2:0] is set to 001 to indicate the next temperature calibration point is being established, and FRQSEL[1:0] is set to 11, and the device is brought to the desired temperature. The calibration clock is applied as described previously. When the clock is stopped, the frozen delta-frequency value (relative to RFREQ_11) is stored in the DELMT1 register. The frozen delta-frequency value=(M at the reference temperature)−(M at the next temperature calibration point). The associated temperature is stored in the TEMP1 register. For each additional temperature calibration point, the temperature calibration point register is incremented and the calibration clock is reapplied at the desired temperature, and the new frozen delta-frequency value is stored along with the corresponding temperature. The temperature and delta M values are subsequently stored in non-volatile memory. During operation, the M value at the reference temperature is used when the thermometer 67 indicates the reference temperature and appropriate offsets (supplied as DELMT) are supplied according to the temperature detected by thermometer 67. In other embodiments, the value of M at the particular temperature is stored, rather than delta M, and that value is supplied for temperature compensation.
  • [0058]
    In one embodiment, the device can store up to six calibration points (frequency and temperature pairs), including the reference point, to calibrate the device across temperature. In normal operation with the temperature compensation feature turned on, the device interpolates between the provided calibration points using a polynomial of order N−1, where N is the number of calibration points to be used, which in one embodiment is programmable using register bits. For example, if values are written into RFREQ_11, DELMT1, DELMT2, and DELMT3 while DELMT4 and DELMT5 are not to be used, the user sets N=4 so that a 3rd order polynomial interpolation is used.
  • [0059]
    As illustrated in FIG. 4, and described above a multi-frequency feature is available using the frequency select inputs FREQSEL[1:0]. If the multi-frequency feature is used, temperature calibration for the additional frequencies is achieved by holding the device at the reference temperature, setting FREQSEL[1:0]=10, and reapplying the calibration clock at the appropriate frequency. When the clock is stopped, the frozen frequency control value is stored in RFREQ_10. If a third and fourth frequency are desired, repeat the above procedure with FRQSEL[1:0]=01 and 00, respectively.
  • [0060]
    Referring to FIG. 8, illustrated is an exemplary embodiment of the digitally controlled oscillator (DCO) 39. The crystal (or SAW) oscillator 11 (not shown in FIG. 8) provides one input 800 to the phase and frequency detector 801. Phase and frequency detector 801 generates an error term of the difference between the input 800 to PD 101 and the feedback from the VCO 805 supplied by the divide-by-N block 807. In the embodiment illustrated in FIG. 8, the DCO is a fractional-N frequency synthesizer in which the control value M (control value 50 in FIG. 4) is supplied to a delta sigma modulator 809, which in turn is used to adjust the value of N in the multi-modulus divide-by-N block 807 in the feedback loop of the DCO 39.
  • [0061]
    In order to additionally compensate for temperature variations, which affect the reference frequency supplied, e.g., by the XO, the delta M over T value (DELMT) value is supplied to summer 49 along with the reference frequency control value RFREQ. Thus, the control value generated at the reference temperature calibration point, along with an interpolated delta as described above, is supplied to summer 49 and utilized to generate the M value. Note that other temperature calibration algorithms besides the interpolation described above may be implemented in the algorithm block 111. That function, in the embodiment illustrated in FIG. 4, is performed by the control circuit 30. Thus, the temperature compensation is achieved by adjusting the feedback loop of the DCO 39 through the delta sigma modulator 109 coupled to adjust the divisor value in the divide block 107.
  • [0062]
    In one embodiment, the divide-by-N block 807 is formed by a series of dividers. Because the feedback frequency may be in the gigahertz range, a prescalar is used to divide the feedback signal by, e.g., 4 or 5. Subsequent division stages, e.g., a plurality of divide by 4 and/or 5 stages further divide the feedback signal to an appropriate value according to the desired divider value.
  • [0063]
    Assume for example, that the value of M is 100. The temperature compensation value determined by the interpolation described above may cause the value of M with temperature compensation to be 100.5. The delta sigma modulator in one embodiment provides an output having 8 different integer levels from −3 to 4, to represent the fractional portion, which values are combined with the integer portion (100) and mapped into the series of dividers in divide-by-N block 807. Thus, values ranging from 97 to 104 may be applied as divider values to the multi-modulus divide-by-N block 807. The use of the delta sigma modulator allows appropriate values to be used to average 100.5. Note that a value is generated by the divide-by-N block 807 at a rate of the XO (or other reference) clock frequency supplied on node 800. Note also that noise shaping may be used to place any noise generated in the feedback divider in a frequency band that may be subsequently filtered by a low pass filter in the loop filter 803.
  • [0064]
    Thus, various embodiments have been described for calibrating and utilizing a clock device. The description of the invention set forth herein is illustrative, and is not intended to limit the scope of the invention as set forth in the following claims. For example, while a PLL has been described other control loops, such as a frequency locked loop may be utilized to generate appropriate correction values to calibrate the oscillator. Other variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope and spirit of the invention as set forth in the following claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US2483445 *Dec 13, 1946Oct 4, 1949Standard Telephones Cables LtdTransmitter system
US3676801 *Oct 28, 1970Jul 11, 1972Motorola IncStabilized complementary micro-power square wave oscillator
US3719838 *Aug 2, 1971Mar 6, 1973Bulova Watch Co IncTemperature compensating digital system for electromechanical resonators
US3813610 *Feb 14, 1973May 28, 1974Kimura MPhase-locked loop in which frequency divider ratios are altered to obtain rapid lock-in
US3887941 *Sep 1, 1972Jun 3, 1975Int Video CorpSynchronizing pulse processor for a video tape recorder
US4038612 *May 21, 1976Jul 26, 1977International Telephone And Telegraph CorporationSwept oscillator automatic linearizer
US4135158 *Jun 2, 1975Jan 16, 1979Motorola, Inc.Universal automotive electronic radio
US4179670 *Jan 27, 1978Dec 18, 1979The Marconi Company LimitedFrequency synthesizer with fractional division ratio and jitter compensation
US4380745 *Nov 7, 1980Apr 19, 1983The United States Of America As Represented By The Secretary Of The NavyDigitally controlled temperature compensated oscillator system
US4446446 *Jul 17, 1981May 1, 1984Rockwell International CorporationProgrammable frequency synthesizer primarily for use in an atomic clock
US4485818 *Nov 14, 1980Dec 4, 1984Cordis CorporationMulti-mode microprocessor-based programmable cardiac pacer
US4580107 *Jun 6, 1984Apr 1, 1986The United States Of America As Represented By The Secretary Of The Air ForcePhase lock acquisition system having FLL for coarse tuning and PLL for fine tuning
US4598257 *May 31, 1983Jul 1, 1986Siemens Corporate Research & Support, Inc.Clock pulse signal generator system
US4689581 *Nov 2, 1984Aug 25, 1987Inmos LimitedIntegrated circuit phase locked loop timing apparatus
US4827226 *May 31, 1988May 2, 1989Motorola, Inc.Fully integrated, adjustable oscillator for use with a crystal
US4847888 *Feb 16, 1988Jul 11, 1989Gulton Industries, Inc., Femco DivisionField telephone system
US4859968 *Aug 16, 1988Aug 22, 1989Integrated Technologies Solutions, Inc.Frequency generator
US4891825 *Feb 9, 1988Jan 2, 1990Motorola, Inc.Fully synchronized programmable counter with a near 50% duty cycle output signal
US4931748 *Jun 9, 1989Jun 5, 1990Motorola, Inc.Integrated circuit with clock generator
US4940950 *Aug 12, 1988Jul 10, 1990Tel-Instrument Electronics CorporationFrequency synthesis method and apparatus using approximation to provide closely spaced discrete frequencies over a wide range with rapid acquisition
US4967165 *Feb 14, 1989Oct 30, 1990Motorola, Inc.Crystal reference for use in oscillator circuit
US4969210 *Feb 10, 1988Nov 6, 1990Motorola, Inc.Two-way radio having a PLL
US4996608 *Nov 1, 1988Feb 26, 1991Data Exchange CorporationDisk drive clock writer
US5038117 *Sep 7, 1990Aug 6, 1991Hewlett-Packard CompanyMultiple-modulator fractional-N divider
US5041800 *Dec 20, 1990Aug 20, 1991Ppa Industries, Inc.Lower power oscillator with heated resonator (S), with dual mode or other temperature sensing, possibly with an insulative support structure disposed between the resonator (S) and a resonator enclosure
US5081431 *Jan 23, 1991Jan 14, 1992Nihon Dempa Kogyo Co., Ltd.Digital temperature-compensated oscillator
US5099153 *Aug 13, 1990Mar 24, 1992Dallas Semiconductor CorporationFrequency-independent monitor circuit
US5144254 *Sep 30, 1991Sep 1, 1992Wilke William GDual synthesizer including programmable counters which are controlled by means of calculated input controls
US5179359 *Mar 16, 1992Jan 12, 1993Hughes Aircraft CompanyDigitally controlled frequency generator including a crystal oscillator
US5180992 *Oct 17, 1991Jan 19, 1993Fujitsu LimitedPll frequency synthesizer having a power saving circuit
US5233351 *Aug 26, 1975Aug 3, 1993Raytheon CompanyLocal oscillator arrangement for a monopulse receiver in a semiactive missile guidance system
US5254958 *Sep 30, 1992Oct 19, 1993Pacific Communications, Inc.Phase-lock-loop circuit and method for compensating, data bias in the same
US5257294 *Nov 13, 1990Oct 26, 1993National Semiconductor CorporationPhase-locked loop circuit and method
US5259007 *Jun 16, 1992Nov 2, 1993Sony CorporationPhase locked loop frequency synthesizer
US5263197 *Sep 20, 1991Nov 16, 1993Matsushita Communication Industrial Corporation Of AmericaDual port oscillator for two-stage direct conversion receiver
US5266908 *Jan 26, 1993Nov 30, 1993Vimak CorporationMultiple clock signal generator apparatus
US5319324 *Oct 1, 1992Jun 7, 1994Matsushita Electric Industrial Co., Ltd.Method of direct bonding of crystals and crystal devices
US5337024 *Jun 22, 1993Aug 9, 1994Rockwell International CorporationPhase locked loop frequency modulator using fractional division
US5349544 *Jun 15, 1988Sep 20, 1994Advanced Micro Devices, Inc.Programmable system synchronizer
US5416443 *Dec 22, 1993May 16, 1995International Business Machines CorporationReliable clock source having a plurality of redundant oscillators
US5416446 *Dec 8, 1992May 16, 1995At&T Corp.Digital programmable frequency generator
US5425074 *Dec 17, 1993Jun 13, 1995Intel CorporationFast programmable/resettable CMOS Johnson counters
US5428319 *Nov 29, 1993Jun 27, 1995Motorola, Inc.Method and apparatus for providing a modified temperature compensation signal in a TCXO circuit
US5448204 *Aug 19, 1993Sep 5, 1995The Charles Stark Draper Laboratory, Inc.Frequency correlated precision current reference
US5451912 *Jun 13, 1994Sep 19, 1995Cypress Semiconductor Corp.Methods and apparatus for a programmable frequency generator that requires no dedicated programming pins
US5471661 *Nov 6, 1992Nov 28, 1995Atkinson; Noel D.Ultra high speed scan system
US5473289 *Jan 25, 1994Dec 5, 1995Matsushita Electric Industrial Co., Ltd.Temperature compensated crystal oscillator
US5473758 *Aug 31, 1992Dec 5, 1995Microchip Technology IncorporatedSystem having input output pins shifting between programming mode and normal mode to program memory without dedicating input output pins for programming mode
US5485127 *Apr 7, 1995Jan 16, 1996Intel CorporationIntegrated dynamic power dissipation control system for very large scale integrated (VLSI) chips
US5521948 *Apr 21, 1995May 28, 1996Sony CorporationFrequency synthesizer
US5574408 *May 5, 1995Nov 12, 1996Siemens AktiengesellschaftOscillator circuit having a memory that stores the characteristic information of the individual oscillator crystal
US5579348 *Feb 2, 1994Nov 26, 1996Gi CorporationMethod and apparatus for improving the apparent accuracy of a data receiver clock circuit
US5604468 *Apr 22, 1996Feb 18, 1997Motorola, Inc.Frequency synthesizer with temperature compensation and frequency multiplication and method of providing the same
US5781054 *Feb 10, 1997Jul 14, 1998Samsung Electronics Co., Ltd.Digital phase correcting apparatus
US5790614 *Jul 2, 1996Aug 4, 1998Alcatel Network Systems, Inc.Synchronized clock using a non-pullable reference oscillator
US5834987 *Jul 30, 1997Nov 10, 1998Ercisson Inc.Frequency synthesizer systems and methods for three-point modulation with a DC response
US5847611 *Oct 10, 1997Dec 8, 1998Mitsubishi Denki Kabushiki KaishaFractional divided frequency synthesizer with phase error compensating circuit
US5952890 *Feb 5, 1997Sep 14, 1999Fox Enterprises, Inc.Crystal oscillator programmable with frequency-defining parameters
US6008703 *Jan 31, 1997Dec 28, 1999Massachusetts Institute Of TechnologyDigital compensation for wideband modulation of a phase locked loop frequency synthesizer
US6044124 *Aug 22, 1997Mar 28, 2000Silicon Systems Design Ltd.Delta sigma PLL with low jitter
US6061418 *Jun 22, 1998May 9, 2000Xilinx, Inc.Variable clock divider with selectable duty cycle
US6091943 *Dec 9, 1996Jul 18, 2000Robert Bosch GmbhCombining oscillator with a phase-indexed control circuit for a radio receiver
US6201448 *Dec 28, 1999Mar 13, 2001Intel CorporationMethod and apparatus to reduce clock jitter of an on-chip clock signal
US6236703 *Mar 31, 1999May 22, 2001Philsar Semiconductor Inc.Fractional-N divider using a delta-sigma modulator
US6404246 *Dec 20, 2000Jun 11, 2002Lexa Media, Inc.Precision clock synthesizer using RC oscillator and calibration circuit
US6456164 *Mar 5, 2001Sep 24, 2002Koninklijke Philips Electronics N.V.Sigma delta fractional-N frequency divider with improved noise and spur performance
US6509800 *Apr 3, 2001Jan 21, 2003Agilent Technologies, Inc.Polyphase noise-shaping fractional-N frequency synthesizer
US6515553 *Jul 28, 2000Feb 4, 2003Conexant Systems Inc.Delta-sigma based dual-port modulation scheme and calibration techniques for similar modulation schemes
US6570453 *Mar 13, 2002May 27, 2003Atheros Communications, Inc.Synthesizer with lock detector, lock algorithm, extended range VCO, and a simplified dual modulus divider
US6617893 *Mar 31, 1998Sep 9, 2003Lsi Logic CorporationDigital variable clock divider
US6618462 *Feb 15, 2002Sep 9, 2003Globespanvirata, Inc.Digital frequency divider
US6664860 *Jan 5, 2001Dec 16, 2003Fox Enterprises, Inc.Programmable oscillator circuit and method
US6670852 *Oct 17, 2001Dec 30, 2003Cypress Semiconductor Corp.Oscillator tuning method
US6670854 *Jul 10, 2002Dec 30, 2003Nippon Precision Circuits Inc.Fractional-N frequency synthesizer and method of operating the same
US6683932 *Jul 23, 2002Jan 27, 2004Bae Systems, Information And Electronic Systems Integration, Inc.Single-event upset immune frequency divider circuit
US6806786 *May 9, 2002Oct 19, 2004Rf Micro Devices, Inc.Phase-locked loop with self-selecting multi-band VCO
US6807552 *Aug 23, 2001Oct 19, 2004International Business Machines CorporationProgrammable non-integer fractional divider
US6850554 *Nov 9, 1999Feb 1, 2005Cypress Semiconductor Corp.Circuit and method for controlling a spread spectrum transition
US6882214 *Jul 22, 2003Apr 19, 2005O2Micro International LimitedCircuit and method for trimming locking of integrated circuits
US6917317 *Aug 27, 2003Jul 12, 2005Matsushita Electric Industrial Co., Ltd.Signal processing device, signal processing method, delta-sigma modulation type fractional division PLL frequency synthesizer, radio communication device, delta-sigma modulation type D/A converter
US6930519 *Feb 23, 2004Aug 16, 2005Broadcom CorporationFrequency division/multiplication with jitter minimization
US6930917 *Jul 29, 2002Aug 16, 2005Em Microelectronic-Marin SaProgramming an electronic device including a non-volatile memory, in particular for adjusting the features of an oscillator
US6952125 *Oct 22, 2003Oct 4, 2005Gct Semiconductor, Inc.System and method for suppressing noise in a phase-locked loop circuit
US6970025 *Feb 18, 2004Nov 29, 2005Skyworks Solutions, Inc.Programmable frequency divider
US7042301 *Oct 15, 2002May 9, 2006Marvell International Ltd.Crystal oscillator emulator
US20020075981 *Dec 20, 2001Jun 20, 2002Benjamim TangPLL/DLL dual loop data synchronization
US20020140512 *Apr 3, 2001Oct 3, 2002David StocktonPolyphase noise-shaping fractional-N frequency synthesizer
US20020190764 *Mar 1, 2002Dec 19, 2002Nichols Richard A.Digital PLL with conditional holdover
US20040222856 *Sep 30, 2003Nov 11, 2004Silicon Laboratories, Inc.Calibration of oscillator devices
US20040232995 *Jun 28, 2004Nov 25, 2004Silicon Laboratories Inc.Dual loop architecture useful for a programmable clock source and clock multiplier applications
US20040232997 *Jun 28, 2004Nov 25, 2004Silicon Laboratories Inc.Method and apparatus for temperature compensation
US20040246809 *Jul 16, 2004Dec 9, 2004Marvell World Trade Ltd.Integrated circuit including processor and crystal oscillator emulator
US20050068118 *Sep 30, 2003Mar 31, 2005Silicon Laboratories, Inc.Reconfigurable terminal
US20050212570 *Mar 24, 2004Sep 29, 2005Silicon Laboratories, Inc.Programmable frequency divider
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7436227Jun 28, 2004Oct 14, 2008Silicon Laboratories Inc.Dual loop architecture useful for a programmable clock source and clock multiplier applications
US7825708Oct 10, 2008Nov 2, 2010Silicon Laboratories Inc.Dual loop architecture useful for a programmable clock source and clock multiplier applications
US7991102 *Sep 20, 2007Aug 2, 2011Mediatek Inc.Signal generating apparatus and method thereof
US8666012Oct 20, 2011Mar 4, 2014Broadcom CorporationOperating a frequency synthesizer
US9014323 *Aug 30, 2013Apr 21, 2015Nxp B.V.Clock synchronizer for aligning remote devices
US20090039968 *Oct 10, 2008Feb 12, 2009Axel ThomsenDual loop architecture useful for a programmable clock source and clock multiplier applications
US20090080563 *Sep 20, 2007Mar 26, 2009Hsin-Hung ChenSignal generating apparatus and method thereof
US20150063517 *Aug 30, 2013Mar 5, 2015Nxp B.V.Clock synchronizer for aligning remote devices
WO2014130525A1 *Feb 19, 2014Aug 28, 2014Si-Ware SystemsSingle insertion trimming of highly accurate reference oscillators
U.S. Classification331/16
International ClassificationH03L7/095, H03L7/197, H03L7/099, H03L7/23, H03L1/02, H03L7/00
Cooperative ClassificationH03L7/095, H03L7/235, H03L1/022, H03L1/026, H03L7/1976, H03L2207/50, H03L7/0992
European ClassificationH03L1/02B2, H03L1/02B, H03L7/099A1, H03L7/23N, H03L7/197D1