Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070147386 A1
Publication typeApplication
Application numberUS 11/617,181
Publication dateJun 28, 2007
Filing dateDec 28, 2006
Priority dateDec 28, 2005
Also published asCN101001209A, CN101001209B, US8165115
Publication number11617181, 617181, US 2007/0147386 A1, US 2007/147386 A1, US 20070147386 A1, US 20070147386A1, US 2007147386 A1, US 2007147386A1, US-A1-20070147386, US-A1-2007147386, US2007/0147386A1, US2007/147386A1, US20070147386 A1, US20070147386A1, US2007147386 A1, US2007147386A1
InventorsKwang Soon Choi, Young Choong Park, Yang Keun Ahn, Kwang Mo Jung
Original AssigneeKorea Electronics Technology Institute
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
System for switching variable-length data packets of heterogeneous network and method for the same
US 20070147386 A1
Abstract
The present invention relates to a system for switching variable-length data packets of a heterogeneous network and a method for the same; and, more particularly, to a switching of variable-length data packets of a heterogeneous network through a serial communication between switching chips to switch the packets with a switching interface module having a network value representing a type of a specific network and a port number of a port which is connected to itself. The present invention has a technical characteristic in comprising a system for data switching variable-length packets of heterogeneous network, comprising: at least two switching interface modules connected to at least two networks respectively to transceive packets; a switching chip for receiving the packets from a first switching interface module among said at least two switching interface modules and for switching the received packets to a second switching interface module among said at least two switching interface modules; a SERDES (serialization and deserialization) channel for transmitting the packets between the switching interface module and the switching chip; and a signaling channel for transmitting a port number between the switching interface module and the switching chip.
Images(7)
Previous page
Next page
Claims(19)
1. A system for data-switching variable-length packets of heterogeneous network, comprising:
at least two switching interface modules connected to at least two networks respectively to transceive packets;
a switching chip for receiving the packets from a first switching interface module among said at least two switching interface modules and for switching the received packets to a second switching interface module among said at least two switching interface modules;
a SERDES (serialization and deserialization) channel for transmitting the packets between the switching interface module and the switching chip; and
a signaling channel for transmitting a port number between the switching interface module and the switching chip.
2. The switching system which enables data-switching of variable-length packets of heterogeneous network as recited in claim 1, wherein the switching interface module encapsulates the packets by using data size information of the packets received from the network to which the switching interface module is connected.
3. The system as recited in claim 1, wherein the switching chip includes:
an address table for storing a port table which matches a network set value according to a port number;
a signaling interface for transmitting the port table between the switching interface module and the address table;
a SERDES block for transceiving the packets with the switching interface module and for transmitting the packets converted into the parallel data with the switching block; and
a switching block for transmitting the packets to the SERDES block corresponding to a destination port number of the packets.
4. The system as recited in claim 3, further comprises:
a register capable of inquiring state information of the switching chip.
5. The system as recited in claim 3, wherein the SERDES block includes:
at least two SERDES interfaces for supporting SERDES communications respectively to transceiver the packets with at least two switching interface modules and to receive the destination port number of the packets;
at least two first data converting blocks for converting a serial data transmitted from at least two SERDES interfaces into a parallel data and transmitting the converted data to the switching block; and
at least two second data converting blocks for converting the parallel data transmitted from the switching lock into a serial data and transmitting the converted data to said at least two SERDES interfaces.
6. The system as recited in claim 3, wherein the switching block includes:
at least two input controllers for transmitting the packets to an output queue corresponding to the destination port number of the packets;
at least two output queues for storing the packets transmitted from said at least two input controllers; and
at least two schedulers for reading the packets from said at least two output queues and transmitting the packets to the SERDES block corresponding to the destination port number of the packets.
7. The system as recited in claim 6, wherein the input controller drops the packets to be stored by comparing the possible data storage size of the output queue and the data size of the packets to be stored when the possible data storage size is smaller than the data size of packets to be stored.
8. The system as recited in claim 6, wherein said at least two output queues possess at least two switching interface modules and the same number of FIFO (first in first out) storing blocks.
9. The system which as recited in claim 8, wherein the packets are stored at the FIFO storage block corresponding to the input port number of the packets.
10. The system as recited in claim 6, wherein the scheduler outputs the packets from at least two FIFO storage blocks in packet units.
11. A method for constructing an address table to perform a data-switching of variable-length packets, through a communication with at least two switching interface modules which have port numbers and network set values, comprising the steps of:
requesting the port numbers and the network set values;
receiving the port numbers and the network set values; and
constructing a port table and a network table based on the received port numbers and the network set values.
12. The method as recited in claim 11, further comprising the steps of:
transmitting the port table to the switching interface module.
13. A method for data-switching variable-length data packets of a heterogeneous network, comprising the steps of:
a first step of receiving packets from a first switching interface module among at least two switching interface modules;
a second step of transmitting the received packets to a switching block;
a third step of switching the transmitted packets; and
a fourth step of transmitting the received packets to a second switching interface module among at least two switching interface modules.
14. The method as recited in claim 13, wherein the first step and the fourth step are performed through the SERDES communication.
15. The method as recited in claim 13, wherein the switching interface module encapsulates the packets by using data size information of the packets received from the network to which the switching interface module is connected.
16. The method as recited in claim 13, wherein the second step includes the steps of:
converting the received packets into a parallel data; and
transmitting the converted packets to the switching block.
17. The method as recited in claim 13, wherein the third step includes the steps of:
a packet transmitting step for transmitting the transmitted packets to the output queue which corresponds to the destination port number of the packets among at least two output queues;
a packet storage step for storing the transmitted packets in a FIFO (First in first out) storage unit which corresponds to the input port number of the packets among at least two FIFO storage units; and
a packet outputting step for outputting the stored packets in packet units.
18. The method as recited in claim 17, wherein the packet transmitting step drops packets to be stored by comparing the possible data storage size of the output queue and the data size of the packets to be stored when the possible storage data size is smaller than the data size of packets to be stored.
19. The method as recited in claim 13, wherein the fourth step includes the steps of:
receiving the packets switched from the switching block;
converting the received packets into a serial data; and
transmitting the converted packets to the second switching interface module through the SERDES communication.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a system for switching variable-length data packets of a heterogeneous network and a method for the same; and, more particularly, to a switching of variable-length data packets of a heterogeneous network through a serial communication between switching chips to switch the packets with a switching interface module having a network value representing a type of a specific network and a port number of a port which is connected to itself.

2. Background of the Related Art

These days, various kinds of network protocols such as Ethernet, wireless LAN, IEEE1394, PLC, ZigBee, UWB, Bluetooth, etc. are in use as a home network environment, and from now on, new network technology will be used as a new home network environment.

In these environments, a home gateway needs a data switching for mutual data communication between heterogeneous networks as well as the home gateway is able to accommodate various kinds of networks. Also, as home entertainment, audio, video, broadcasting and communication are merged in a home network service, a high speed data processing and a high speed switching method are needed.

Therefore, a switching method for switching data of heterogeneous network which is applicable to the home gateway for the home network environment and service and a for the chip structure based on the switching method are required to be developed.

In case of the home gateway in the prior art, the switching technique using an Ethernet switching chip or an IP switching chip and the data switching method using the PCI bus based on PC have been mainly used.

First, the switching technique using an Ethernet switching chip is mainly used in realizing the home gateway based on Ethernet as a switching method using an address of Data Link Layer which is the Layer 2 in the OSI-7 hierarchy structure by L2 switching method.

In case of another prior art, in realizing the home gateway using an Ethernet switching chip, Ethernet addresses are assigned to each network interface and the Ethernet header is encapsulated to the heterogeneous network data incoming to the home gateway, so the Ethernet data seems to be switched inside of the home gateway.

And the switching technique using the IP switching chip is similar to the Ethernet switching technique; however, as it is a method for switching the input data inputted to the home gateway by using the IP address as a Layer 3 address, the method is frequently used in home gateway for the IP service only, such as Internet.

A data switching method using a PCI bus is commonly used as a data transmitting method using a BUS, rather than as a switching method.

However, as the switching technique using an Ethernet switching chip and an IP switching chip is mainly used for the IP based services in the home network environment, it is not suitable to accommodate various network protocols.

Also, in processing input data into the switching chip, as data is processed (in case the input data size into the switching chip is smaller than the packet unit size which the switching chip processes, null data padding is performed) into a specific bite size (the maximum Ethernet packet size or IP packet size), the memory resources inside of the switching chip is used inefficiently as well as extra data processing time are needed. The reason for the above process is the difficulty in memory management in data writing and reading of the variable-length data packet inside of the switching chip.

Due to reasons mentioned above, in the home network environment where various network protocols exists as the address structures in use are different from protocol to protocol as well as the data length is variable, it is difficult to apply to the home gateway using the existing switching chip.

SUMMARY OF THE INVENTION Technical Problem

The present invention has been proposed in order to overcome the above-described problems in the related art. It is, therefore, an object of the present invention to provide a switching system and a method for switching variable-length data of heterogeneous network which is applicable to a home gateway for a home network environment and a home network service.

TECHNICAL SOLUTION

In accordance with an aspect of the present invention, there is provided a system for data-switching variable-length packets of heterogeneous network, comprising: at least two switching interface modules connected to at least two networks respectively to transceive packets; a switching chip for receiving the packets from a first switching interface module among said at least two switching interface modules and for switching the received packets by a second switching interface module among said at least two switching interface modules; a SERDES (serialization and deserialization) channel for transmitting the packets between the switching interface module and the switching chip; and a signaling channel for transmitting a port number between the switching interface module and the switching chip.

In accordance with another aspect of the present invention, there is provided a method for constructing an address table using a signaling interface, including the steps of: inquiring a port number and a network set value in constructing an address table for data-switching variable-length packets of a heterogeneous network through a communication with at least two switching interface modules which have port numbers and network set values; receiving the port numbers and network set values; and composing the port table and the network table corresponding to the received port numbers and network set values.

In accordance with another aspect of the present, there is provided a method for data-switching of variable-length packets of a heterogeneous network, including the steps of: receiving the packets from a first switching interface module among at least two switching interface modules; transmitting the received packets to a switching block; switching the transmitted packets; sending the switched packets to a second switching interface module which corresponds to the destination port numbers of the packets among at least two switching interface modules.

BRIEF DESCRIPTION OF DRAWINGS

The above and other objects and features of the present invention will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which:

FIG. 1 is a block diagram illustrating a system for switching variable-length data packets of a heterogeneous network in accordance with one embodiment of the present invention;

FIG. 2 is a block diagram showing a structure of a switching chip in accordance with one embodiment of the present invention;

FIG. 3 is a schematic diagram representing a network configuration using the switching chip in accordance with one embodiment of the present invention;

FIG. 4 is a network table in accordance with one embodiment of the present invention;

FIG. 5 is a port table in accordance with one embodiment of the present invention;

FIG. 6 is a timing operation chart of a signaling interface in accordance with one embodiment of the present invention;

FIG. 7 is a schematic diagram representing a Full-Mesh switching method; and

FIG. 8 is a timing operation chart depicting the read/write method of FIFO in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, a preferred embodiment of the present invention will be described in detail with reference to the accompanying drawings.

FIG. 1 is a block diagram illustrating a switching system for variable-length data packets of a heterogeneous network in accordance with one embodiment of the present invention. Referring to FIG. 1, a switching system includes a switching interface module 100 for transceiving packets with a specific network and a switching chip 110 to switch packets inputted from one switching interface module to another switching interface module connected to a destination network.

Also, a SERDES (serialization and deserialization) channel 120 and a signaling channel 130 are included for data exchange between the switching interface module 100 and the switching chip 110.

After power is applied to the switching system, to exchange switching information, the switching interface module 100 sets up a switching port number to which the switching interface module 100 is connected and a network set value which is a specific value representing a type of the network which is taken in charge of the switching interface module 100. Users and system designers can define and use the network set value arbitrarily.

Also, through the signaling of the switching chip 110 and the switching interface module 100, the switching chip 110 collects information on which number of the switching port has an interface card of what kind of network, and at this time, when the switching chip 110 demands the above mentioned information, the switching interface module 100 transmits its switching port number and the network set value to the switching chip 110.

At the time of sending packets, the switching interface module 100 performs a role of giving the destination port information to the switching chip 110 so that the switching chip 110 can switch an input packet to the switching chip 110 to the destination port. Also, the switching interface module 100 performs a role of attaching size information of the packets (switching header) only to a front paragraph of the input packet to enable the switching chip 110 to store length-variable packets. In other words, it is an encapsulation of the input packet as a sort of header for switching operation.

At the time of receiving packet, the switching interface module 100 erases the above mentioned switching header which represents the packet length in the front paragraph of received packets from the switching chip 110 and transmits remaining packets to the rear paragraph of the switching interface module 100.

A SERDES channel 120 supports the communication between the switching interface module 100 and the switching chip 110 by using the SERDES which is a high speed serial communication protocol. At the time of communication connection, as the interface of the SERDES channel 120 is a serial communication, the physical data path between the switching interface module 100 and the switching chip 110 can be reduced.

A signaling channel 130 is a channel for the switching chip to inform the port table which manages the switching port numbers and network table which manages network set values, which are composed at the initial configuration in the switching system, to each switching interface module 100 through signaling signal and signaling data.

FIG. 2 is a block diagram showing a structure of a switching chip in accordance with one embodiment of the present invention. Referring to FIG. 1 and FIG. 2, the switching chip 110 is composed of SERDES interface 241, special purpose registers 230, an address table 220, a signaling interface 21C, an input controller 251, an output queue 252 which controls FIFO, and a scheduler 253 which includes an output controller.

First, as the SERDES interface 241 is an interface supporting the SERDES which is a serial communication protocol for the data communication between the switching interface module 100 and the switching chip 110, at the time of receiving data, the SERDES receives the serial data which was sent from the switching interface module 100 and converts the data into a parallel data through a first data converting block 242 and sends the data to the input controller 251, and at the time of sending data, the SERDES interface converts the parallel data which was transmitted from the output controller into a serial data through a second data converting block 243 and transmits the converted data to the switching interface module 100.

Special purpose registers 230 are a set of registers which can refer information on the present condition of the switching chip 110 and information on address tables 220, and the reference can be made through the interface with the CPU outside of the switching chip 110.

The state information of the switching chip 110 represents the number of input packets to each port, the number of output packets, and the data storage condition (full, empty, data count).

The address table 220 includes two tables, network tables composed according to ports and port table composed according to network set values.

As an embodiment of the present invention, when the number of input/output ports of the switching system using the switching chip 110 is 8 (the number of bits for representing the number of ports is 3) and the network set value defined by a user is 16 (the number of bits for representing the network set value is 4), the user car select up to 8 network interfaces out of the 16 network interfaces which the user wants and connect selected network interfaces to arbitrary ports as shown in FIG. 3.

The network table which is set up under this condition is as shown in FIG. 4, and the port table is as shown in FIG. 5.

The network table as shown in FIG. 4 uses the port number as an index when inquiring which interface is connected to a designated port, and the port table as shown in FIG. 5 is used when inquiring the designated network is connected to which port of the switching chip 110 using a network set value as an index. Besides, the N/A in the port table means that the designated network is not connected to the switching port.

FIG. 6 is a timing operation chart of a signaling interface in accordance with the embodiment of the present invention. Referring to FIG. 1 through FIG. 6, the signaling interface 210 inquires port numbers and network set values through signaling with the switching interface module 100, and gives the collected information on port numbers and network set values to all switching interface modules 100.

When there are n+1 switching ports, first, the signaling interface 210 inquires network set values to the switching interface module 100 which is connected to ports from number 0 to n in order of precedence (SigConfReq[n:0] in FIG. 2), and the switching interface module 100 informs the network set value of itself. At this time, the data communication between the switching chip 110 and the switching interface module 100 is established through the data bus for signaling (SigBusData[m:0] in FIG. 2).

After constructing a network table and a port table using network set values collected according to the ports, the port table information is informed after synchronized to the data clock for signaling through the data bus for signaling, to the switching interface module 100 of port number 0 to n in order of precedence. At this time, to inform the port table information in order of precedence, the designated port is forced to use an enable signal (SigConfInd[n:0] in FIG. 2).

As shown in above, by reporting the information that a specific network is connected to a specific port to the switching interface module 100 through the signaling interface 210, the switching interface module 100 can distinguish the designation address of the input packet to itself and switches to the network set address and send the data to the port which is assigned to the network set address.

For this, when sending the data to the SERDES channel 120, the switching chip is informed of the port number which corresponds to the destination address of the input packet.

The input controller 251 exists on each port and when the number of port is n, the n input controllers exist.

When sending packets through the SERDES interface 241 of switching chip 110, the SERDES interface 241 informs the input controller 251 of the port number of the port into which the packet should be switched. At this time, the input controller 251 relays the data to the output Queue 252 of the corresponding port using the port number which is informed from the SERDES interface 241.

Also, another role of the input controller 251 is providing the tail-drop technique of the output queue 252, by comparing the remaining data size (space for storage possibility) to the data size of the switching header of the input packet, and discarding the input packet if the remaining data size is smaller than the input packet so that the whole packet cannot be stored.

The output queue 252 exists independently on the ports so when there are n ports, n output queue 252 exist.

N independent FIFO exists on each output QUEUE 252, and FIFO N-to-M means a FIFO where a packet which is sent into the port N and switched into the port M is stored.

By constructing the output queue 252 as shown above, the packet can be switched even when packets from n ports are inputted simultaneously. Also, a switching technique of full-mesh mechanism, which is known to be able to achieve best performance, is provided as shown in FIG. 7.

When there are n ports, the scheduler 253 plays the role of outputting one by one the packets which are stored in n FIFOs through the output controller of the scheduler 253 as there are n FIFOs for one output queue 252.

The scheduler 253 can be realized to output the packets through the priority of packets which are stored in FIFO or various algorithms for FIFO management.

When the scheduler 253 reads packets for outputting packets, if one FIFO is selected among n FIFOs by the scheduler 253, after reading the switching header which represents the packet size, it is possible to perform data switching by the unit of packet. FIG. 8 is a timing operation chart which represents the read/write method of FIFO in accordance with the embodiment of the present invention. Referring to FIG. 1 to FIG. 8, the switching interface module 100 loads packets for switching into the RXDATA according to the RXEN signal which is synchronized to the RXCLK, and sends the packets to the switching chip 110 through the SERDES channel. At this time, the switching interface module 100 also gives the information on the destination port also to the switching chip 110.

The clk and enable signals and data which are transmitted to the output queue 252 of the destination port are transferred directly to the WRCLK, WREN and WRDATA of the FIFO without conversion, and the FIFO performs writing operation based thereon.

When the scheduler 253 reads and outputs packets which are stored in FIFO (when reading), after generating the RDEN signal for 1 cycle period for reading the switching header, it reads packets which are stored in FIFO by generating RDEN signal by the packet size.

Packets which are read from the scheduler 253 are attached to the switching header again and sent to the switching interface module 100 of the destination port as TXCLK, TXEN and TXDATA signal through the SERDES.

Therefore, the system for switching variable-length data packets of a heterogeneous network and a method for the same in accordance with the embodiment of the present invention are capable of exchanging heterogeneous type data or heterogeneous network packets using a network set value, and by transferring a switching header which represents the length of a packet to the packet which is the object of transferring, capable of switching a variable-length packet easily, capable of writing easily by constructing the memory inside of the switching with FIFO, and capable of reading easily as the length of packet is known.

Also, the present invention is capable of providing a full-mesh style switching mechanism by storing the input packet to the switching chip according to input ports separately to construct the output queue of switching chip with the same number of FIFO to the number of ports, and by constructing and using an address table, confirmation of a specific header which has the destination port information of the packet by the switching chip is unnecessary, and is capable of switching heterogeneous network packet which has a different header structure to each other.

Also, the switching chip in accordance with the present invention can be modified easily according to the increase and reduction of the port number by providing the structure of module type which has the same structure from port to port when designing the chip.

Although certain example methods, an apparatus and articles of manufacture have been described herein, the scope of coverage of this invention is not limited thereto. On the contrary, this patent covers all methods, apparatus and articles of manufacture fairly falling within the scope of the appended claims either literally or under the doctrine of equivalents.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7826540Oct 30, 2007Nov 2, 2010Lightwaves Systems, Inc.High bandwidth data transport system
US7944979Jun 19, 2008May 17, 2011Lightwaves Systems, Inc.High bandwidth data transport system
US7983349Feb 21, 2007Jul 19, 2011Lightwaves Systems, Inc.High bandwidth data transport system
US7986729Oct 18, 2004Jul 26, 2011Lightwaves Systems, Inc.High bandwidth data transport system
US8229007Apr 5, 2011Jul 24, 2012Lightwaves Systems, Inc.High bandwidth data transport system
US8270452Apr 29, 2005Sep 18, 2012Lightwaves Systems, Inc.Method and apparatus for multi-band UWB communications
US8296461 *Aug 6, 2008Oct 23, 2012Object Innovation Inc.Data transformation and exchange
WO2009058149A1 *Nov 1, 2007May 7, 2009Joseph G GerkeImproved high bandwidth data transport system
Classifications
U.S. Classification370/395.1, 370/400
International ClassificationH04L12/56
Cooperative ClassificationH04L49/25, H04L49/90, H04L49/901, H04L49/3009, H04L49/355
European ClassificationH04L49/30A, H04L49/90C, H04L49/90
Legal Events
DateCodeEventDescription
Dec 28, 2006ASAssignment
Owner name: KOREA ELECTRONICS TECHNOLOGY INSTITUTE, KOREA, REP
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOI, KWANG SOON;PARK, YOUNG CHOONG;AHN, YANG KEUN;AND OTHERS;REEL/FRAME:018687/0968
Effective date: 20061221