US20070148909A1 - Shallow trench isolation region in semiconductor device and method of manufacture - Google Patents
Shallow trench isolation region in semiconductor device and method of manufacture Download PDFInfo
- Publication number
- US20070148909A1 US20070148909A1 US11/611,551 US61155106A US2007148909A1 US 20070148909 A1 US20070148909 A1 US 20070148909A1 US 61155106 A US61155106 A US 61155106A US 2007148909 A1 US2007148909 A1 US 2007148909A1
- Authority
- US
- United States
- Prior art keywords
- region
- device isolation
- isolation region
- oxide layer
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
Definitions
- the device isolation region may be formed by a local oxidation of silicon (LOCOS) method or a shallow trench isolation method (STI).
- LOC local oxidation of silicon
- STI shallow trench isolation method
- a nitride layer and an oxide mask defining an active region is formed.
- a predetermined region of a substrate is oxidized to form a device isolation region.
- the oxidation process progresses not only vertically within the substrate, but also horizontally, which causes an undesirable region of oxide geometrically isomorphic to a bird's beak. This horizontal spreading of the isolation region decreases the usable area of the active region.
- a trench is formed in a predetermined region of a semiconductor substrate and is filled with an oxide material to a great thickness.
- a chemical mechanical polishing (CMP) then completes the device isolation region.
- CMP chemical mechanical polishing
- the oxide layer in the central region is completely removed without forming a moat in the trenches in the edge region.
- embodiments are directed to a shallow trench isolation region in a semiconductor device, and a manufacturing method that substantially obviates one or more problems due to the limitations and disadvantages of the related art.
- Embodiments relate to a method of forming a device isolation region in a semiconductor device, capable of completely removing an oxide layer for trench formation in a central region of the semiconductor device without forming a moat in an edge region thereof.
- Embodiments relate to a method for forming a device isolation region of a semiconductor device.
- the method begins with forming a sacrificial oxide layer and a sacrificial nitride layer over a semiconductor substrate.
- the substrate has an edge region and an central region. Portions of the sacrificial nitride layer, the sacrificial oxide layer and the substrate are selectively etched to form first and second trenches having predetermined depths in the central and edge regions, respectively.
- the first and second trenches are filled with an oxide layer.
- the oxide layer is then polished until the sacrificial nitride layer formed in the edge region is exposed, to form a first device isolation region filling the first trench and a second device isolation region pattern filling the second trench and covering the second region.
- a photoresist pattern is formed over the first device isolation region and the second device isolation region pattern.
- the second device isolation region pattern is partially etched using the photoresist pattern as a mask to form a second device isolation region.
- Example FIG. 1 is a cross-sectional view showing a device isolation region of a semiconductor device according to embodiments.
- Example FIGS. 2 through 6 are views for describing a method of forming a device isolation region of a semiconductor device according to embodiments.
- device isolation regions 108 and 110 defining an active region are formed in a semiconductor substrate 100 divided into a central region C and an edge region E.
- the device isolation regions 108 and 110 are formed of an oxide material filling trenches T 1 and T 2 formed in the semiconductor substrate 100 , respectively.
- the second device isolation region 110 in the central region C protrudes further than the first device isolation region in the edge region E.
- Example FIGS. 2 through 6 are views for describing a method of forming a device isolation region of a semiconductor device according to embodiments.
- a sacrificial oxide layer 102 and a sacrificial nitride layer 104 are formed over a semiconductor substrate 100 .
- the sacrificial nitride layer 104 , the sacrificial oxide layer 102 , and the semiconductor substrate 100 are etched through a selective etching process, thereby forming first and second trenches T 1 and T 2 .
- an oxide layer 106 a is formed by a chemical vapor deposition (CVD) method to fill the trenches T 1 and T 2 .
- the thickness of the oxide layer 106 is sufficiently thick, and the oxide layer 106 in a central region C may be greater than that in an edge region E, for example, by about 200 ⁇ .
- the substrate 100 may be oxidized to cure the insides of the trenches T 1 and T 2 damaged by etching, thereby forming a thermal oxide layer (not shown).
- the substrate 100 is planarized by a CVD method to form a device isolation region 108 in the edge region E, and a second device isolation region pattern 110 a in the central region C.
- the polishing is performed until the sacrificial nitride layer 104 in the edge region E is exposed, minimizing a height difference between the second device isolation region pattern 110 a and the first device isolation region 108 .
- the oxide layer 106 a in the central region C is thicker than that in the edge region E of the substrate. For this reason, when the substrate is polished until the sacrificial nitride layer 104 in the edge region E is exposed, the oxide layer in the central region C is left, without exposing the nitride layer in the central region C, thereby forming the second device isolation region pattern 110 a.
- the polishing time may be extended an extra 2-3% over the polishing time it takes to first expose the sacrificial nitride layer 104 in the edge region E. In embodiments, to completely remove the oxide layer 106 a in the edge region E, the polishing time may be extended about an extra 4-7% over the polishing time it takes to first expose the sacrificial nitride layer 104 in the edge region E. However, even in this case, the sacrificial nitride layer in the central region C is not exposed. For example, when it takes 110 seconds of polishing to expose the sacrificial nitride layer, polishing may be extended for 5 to 7 seconds, corresponding to about 4-7% of 110 seconds.
- a photoresist layer is formed over the substrate 100 , and exposure and development are performed to form photoresist patterns PR.
- the second device isolation region pattern 110 a is etched using the photoresist pattern PR as a mask to complete a second device isolation region 110 in the central region C.
- the second device isolation region 110 may protrude further than the first device isolation region 108 , this does not affect an electrical characteristic of the semiconductor device since the polishing is performed to minimize the height difference therebetween.
- the etching is performed using a gas mixture of, for example, SH 6 , HBr, Cl 2 , H 2 and O 2 , satisfying the condition of great etching selectivity with respect to the nitride layer and the oxide layer.
- the photoresist pattern PR is removed. Then, the sacrificial nitride layer 104 and the sacrificial oxide layer 102 are removed.
- a process of forming a transistor is then performed on an active region.
- the device isolation region in the central region is completed through a selective etching process, a moat caused by over-polishing and/or over-etching of the edge region does not occur, and the oxide layer in the central region is completely removed.
- a high-quality semiconductor device can be provided.
Abstract
A method of forming a device isolation region in a semiconductor device is capable of completely removing an oxide layer for trench formation in a central region of the semiconductor device without forming a moat in an edge region. The method begins with forming a sacrificial oxide and sacrificial nitride layer over a semiconductor substrate. Trenches are etched in the nitride layer, the oxide layer and the substrate in the central and edge regions, respectively. The trenches are filled with an oxide layer. The oxide layer is then polished until the sacrificial nitride layer formed in the edge region is exposed, to form a first device isolation region filling a first trench and a second device isolation region pattern filling a second trench and covering the second region. A photoresist pattern is formed over the first device isolation region and the second device isolation region pattern. The second device isolation region pattern is partially etched using the photoresist pattern as a mask to form a second device isolation region.
Description
- The present application claims priority under 35 U.S.C. 119 and 35 U.S.C. 365 to Korean Patent Application No. 10-2005-0132089 (filed on Dec. 28, 2005), which is hereby incorporated by reference in its entirety.
- As the degree of integration of semiconductor devices increase, there has been interest in methods for reducing the size of all components and elements integrated on a semiconductor substrate. One particular area of interest is in optimizing a technology for reducing a shallow trench isolation region, which occupies considerable area on a semiconductor device.
- The device isolation region may be formed by a local oxidation of silicon (LOCOS) method or a shallow trench isolation method (STI).
- In the LOCOS method, a nitride layer and an oxide mask defining an active region is formed. A predetermined region of a substrate is oxidized to form a device isolation region. The oxidation process progresses not only vertically within the substrate, but also horizontally, which causes an undesirable region of oxide geometrically isomorphic to a bird's beak. This horizontal spreading of the isolation region decreases the usable area of the active region.
- In the STI method, a trench is formed in a predetermined region of a semiconductor substrate and is filled with an oxide material to a great thickness. A chemical mechanical polishing (CMP) then completes the device isolation region. However, when the oxide material is deposited, the thickness of the oxide layer varies between the edge region of the semiconductor substrate and the central region. The oxide layer in the central region is thicker than that in the edge region.
- Accordingly, if the polishing is performed to planarize the edge region, an unplanarized oxide layer remains in the central region. Conversely, if the polishing is performed to planarize the central region, a moat is formed in the trench in the edge region.
- Ideally, when a device isolation region is formed in a semiconductor substrate, the oxide layer in the central region is completely removed without forming a moat in the trenches in the edge region.
- Accordingly, embodiments are directed to a shallow trench isolation region in a semiconductor device, and a manufacturing method that substantially obviates one or more problems due to the limitations and disadvantages of the related art.
- Embodiments relate to a method of forming a device isolation region in a semiconductor device, capable of completely removing an oxide layer for trench formation in a central region of the semiconductor device without forming a moat in an edge region thereof.
- Additional advantages, objects, and features of the embodiments will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practical experience with the disclosed embodiments. Advantages of the embodiments may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
- Embodiments relate to a method for forming a device isolation region of a semiconductor device. The method begins with forming a sacrificial oxide layer and a sacrificial nitride layer over a semiconductor substrate. The substrate has an edge region and an central region. Portions of the sacrificial nitride layer, the sacrificial oxide layer and the substrate are selectively etched to form first and second trenches having predetermined depths in the central and edge regions, respectively. The first and second trenches are filled with an oxide layer. The oxide layer is then polished until the sacrificial nitride layer formed in the edge region is exposed, to form a first device isolation region filling the first trench and a second device isolation region pattern filling the second trench and covering the second region. A photoresist pattern is formed over the first device isolation region and the second device isolation region pattern. The second device isolation region pattern is partially etched using the photoresist pattern as a mask to form a second device isolation region.
- It is to be understood that both the foregoing general description and the following detailed description of the embodiments are exemplary and explanatory and are intended to provide further explanation of the embodiments as claimed.
- Example
FIG. 1 is a cross-sectional view showing a device isolation region of a semiconductor device according to embodiments; and - Example
FIGS. 2 through 6 are views for describing a method of forming a device isolation region of a semiconductor device according to embodiments. - Referring to
FIG. 1 ,device isolation regions semiconductor substrate 100 divided into a central region C and an edge region E. Thedevice isolation regions semiconductor substrate 100, respectively. - The second
device isolation region 110 in the central region C protrudes further than the first device isolation region in the edge region E. - A method for forming device isolation regions will now be described in detail with reference to
FIGS. 2 through 6 . - Example
FIGS. 2 through 6 are views for describing a method of forming a device isolation region of a semiconductor device according to embodiments. - Referring to
FIG. 2 , asacrificial oxide layer 102 and asacrificial nitride layer 104 are formed over asemiconductor substrate 100. - Then, the
sacrificial nitride layer 104, thesacrificial oxide layer 102, and thesemiconductor substrate 100 are etched through a selective etching process, thereby forming first and second trenches T1 and T2. - As illustrated in
FIG. 3 , an oxide layer 106 a is formed by a chemical vapor deposition (CVD) method to fill the trenches T1 and T2. The thickness of the oxide layer 106 is sufficiently thick, and the oxide layer 106 in a central region C may be greater than that in an edge region E, for example, by about 200 Å. Before the oxide layer 106 a is formed, thesubstrate 100 may be oxidized to cure the insides of the trenches T1 and T2 damaged by etching, thereby forming a thermal oxide layer (not shown). - Thereafter, as illustrated in
FIG. 4 , thesubstrate 100 is planarized by a CVD method to form adevice isolation region 108 in the edge region E, and a second deviceisolation region pattern 110 a in the central region C. - The polishing is performed until the
sacrificial nitride layer 104 in the edge region E is exposed, minimizing a height difference between the second deviceisolation region pattern 110 a and the firstdevice isolation region 108. - Because of characteristics of the CVD deposition process, the oxide layer 106 a in the central region C is thicker than that in the edge region E of the substrate. For this reason, when the substrate is polished until the
sacrificial nitride layer 104 in the edge region E is exposed, the oxide layer in the central region C is left, without exposing the nitride layer in the central region C, thereby forming the second deviceisolation region pattern 110 a. - In embodiments, to completely remove the oxide layer 106 a in the edge region E, the polishing time may be extended an extra 2-3% over the polishing time it takes to first expose the
sacrificial nitride layer 104 in the edge region E. In embodiments, to completely remove the oxide layer 106 a in the edge region E, the polishing time may be extended about an extra 4-7% over the polishing time it takes to first expose thesacrificial nitride layer 104 in the edge region E. However, even in this case, the sacrificial nitride layer in the central region C is not exposed. For example, when it takes 110 seconds of polishing to expose the sacrificial nitride layer, polishing may be extended for 5 to 7 seconds, corresponding to about 4-7% of 110 seconds. - Thereafter, as illustrated in
FIG. 5 , a photoresist layer is formed over thesubstrate 100, and exposure and development are performed to form photoresist patterns PR. - Next, as illustrated in
FIG. 6 , the second deviceisolation region pattern 110 a is etched using the photoresist pattern PR as a mask to complete a seconddevice isolation region 110 in the central region C. Although the seconddevice isolation region 110 may protrude further than the firstdevice isolation region 108, this does not affect an electrical characteristic of the semiconductor device since the polishing is performed to minimize the height difference therebetween. - The etching is performed using a gas mixture of, for example, SH6, HBr, Cl2, H2 and O2, satisfying the condition of great etching selectivity with respect to the nitride layer and the oxide layer.
- Thereafter, as illustrated in
FIG. 1 , the photoresist pattern PR is removed. Then, thesacrificial nitride layer 104 and thesacrificial oxide layer 102 are removed. - A process of forming a transistor is then performed on an active region.
- As described so far, since the device isolation region in the central region is completed through a selective etching process, a moat caused by over-polishing and/or over-etching of the edge region does not occur, and the oxide layer in the central region is completely removed. Thus, a high-quality semiconductor device can be provided.
- It will be obvious and apparent to those skilled in the art that various modifications and variations can be made in the embodiments disclosed. Thus, it is intended that the disclosed embodiments cover the obvious and apparent modifications and variations, provided that they are within the scope of the appended claims and their equivalents.
Claims (15)
1. A method for forming a device isolation region of a semiconductor device, the method comprising:
forming a sacrificial oxide layer and a sacrificial nitride layer over a semiconductor substrate, the substrate having a first region and a second region;
selectively etching portions of the sacrificial nitride layer, the sacrificial oxide layer and the substrate to form first and second trenches having predetermined depths in the first and second regions, respectively;
filling the first and second trenches with an oxide layer;
polishing the oxide layer until the sacrificial nitride layer formed in the first region is exposed, to form a first device isolation region filling the first trench and a second device isolation region pattern filling the second trench and covering the second region;
forming a photoresist pattern over the first device isolation region and the second device isolation region pattern; and
partially etching the second device isolation region pattern using the photoresist pattern as a mask to form a second device isolation region.
2. The method according to claim 1 , further comprising removing the photoresist pattern, the sacrificial nitride layer, and the sacrificial oxide layer after the forming of the second device isolation region.
3. The method according to claim 1 , wherein the first region is an edge region of the semiconductor substrate, and the second region is a central region of the semiconductor substrate.
4. The method according to claim 1 , wherein the second region is closer to the geometric center of the semiconductor substrate than the first region.
5. The method according to claim 1 , wherein the polishing of the oxide layer is chemical mechanical polishing.
6. The method according to claim 1 , wherein the polishing is performed for an additional 2 to 3% of the time it takes to expose the sacrificial nitride layer in the first region.
7. The method according to claim 1 , wherein the polishing is performed for an additional 4 to 7% of the time it takes to expose the sacrificial nitride layer in the first region.
8. A device isolation region of a semiconductor device, the device comprising:
a semiconductor substrate including first and second trenches; and
a first device isolation region and a second device isolation region filling the first trench and the second trench, respectively, and protruding upwardly from the semiconductor substrate,
wherein the second device isolation region protrudes further than the first device isolation region.
9. The device isolation region according to claim 8 , wherein the first device isolation region and the second device isolation region are formed of an oxide layer.
10. The device isolation region according to claim 8 , wherein the second device isolation region is formed in a central region of the semiconductor substrate, and the first device isolation region is formed in an edge region of the semiconductor substrate.
11. The method according to claim 2 , wherein the first region is an edge region of the semiconductor substrate, and the second region is a central region of the semiconductor substrate.
12. The method according to claim 2 , wherein the second region is closer to the geometric center of the semiconductor substrate than the first region.
13. The method according to claim 2 , wherein the polishing of the oxide layer is chemical mechanical polishing.
14. The method according to claim 2 , wherein the polishing is performed for an additional 2 to 3% of the time it takes to expose the sacrificial nitride layer in the first region.
15. The method according to claim 2 , wherein the polishing is performed for an additional 4 to 7% of the time it takes to expose the sacrificial nitride layer in the first region.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2005-0132089 | 2005-12-28 | ||
KR1020050132089A KR100758494B1 (en) | 2005-12-28 | 2005-12-28 | Sallow trench isolation in semiconductor and manufacturing method of thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070148909A1 true US20070148909A1 (en) | 2007-06-28 |
US7622360B2 US7622360B2 (en) | 2009-11-24 |
Family
ID=38194393
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/611,551 Expired - Fee Related US7622360B2 (en) | 2005-12-28 | 2006-12-15 | Shallow trench isolation region in semiconductor device and method of manufacture |
Country Status (2)
Country | Link |
---|---|
US (1) | US7622360B2 (en) |
KR (1) | KR100758494B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070077723A1 (en) * | 2005-09-30 | 2007-04-05 | Dongbuanam Semiconductor Inc. | Method of forming shallow trench isolation in a semiconductor device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020160610A1 (en) * | 2001-04-17 | 2002-10-31 | Toshiyuki Arai | Fabrication method of semiconductor integrated circuit device |
US6838357B2 (en) * | 1998-06-03 | 2005-01-04 | United Microelectronics Corporation | Chemical mechanical polishing for forming a shallow trench isolation structure |
US20050269637A1 (en) * | 2004-06-03 | 2005-12-08 | Renesas Technology Corp. | Semiconductor device |
US20060014361A1 (en) * | 2004-07-15 | 2006-01-19 | Dongbuanam Semiconductor Inc. | Method for forming device isolation layer of semiconductor device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0125610B1 (en) * | 1994-06-27 | 1998-08-17 | 김주용 | Method of forming the isolation elements on the semiconductor device |
-
2005
- 2005-12-28 KR KR1020050132089A patent/KR100758494B1/en not_active IP Right Cessation
-
2006
- 2006-12-15 US US11/611,551 patent/US7622360B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6838357B2 (en) * | 1998-06-03 | 2005-01-04 | United Microelectronics Corporation | Chemical mechanical polishing for forming a shallow trench isolation structure |
US20020160610A1 (en) * | 2001-04-17 | 2002-10-31 | Toshiyuki Arai | Fabrication method of semiconductor integrated circuit device |
US20050269637A1 (en) * | 2004-06-03 | 2005-12-08 | Renesas Technology Corp. | Semiconductor device |
US20060014361A1 (en) * | 2004-07-15 | 2006-01-19 | Dongbuanam Semiconductor Inc. | Method for forming device isolation layer of semiconductor device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070077723A1 (en) * | 2005-09-30 | 2007-04-05 | Dongbuanam Semiconductor Inc. | Method of forming shallow trench isolation in a semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
KR100758494B1 (en) | 2007-09-12 |
US7622360B2 (en) | 2009-11-24 |
KR20070069686A (en) | 2007-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20080185676A1 (en) | Method for forming STI of semiconductor device | |
JPH10303290A (en) | Component isolating method of semiconductor device | |
JP2003078003A (en) | Method of forming shallow trench isolation for thin silicon-on-insulator substrate | |
JP4592262B2 (en) | Floating gate forming method for flash memory device | |
US20100129983A1 (en) | Method of Fabricating Semiconductor Device | |
US6251783B1 (en) | Method of manufacturing shallow trench isolation | |
US6436791B1 (en) | Method of manufacturing a very deep STI (shallow trench isolation) | |
US7622360B2 (en) | Shallow trench isolation region in semiconductor device and method of manufacture | |
US6238997B1 (en) | Method of fabricating shallow trench isolation | |
US6103581A (en) | Method for producing shallow trench isolation structure | |
US6979651B1 (en) | Method for forming alignment features and back-side contacts with fewer lithography and etch steps | |
US6087262A (en) | Method for manufacturing shallow trench isolation structure | |
US6958280B2 (en) | Method for manufacturing alignment mark of semiconductor device using STI process | |
JPH0951034A (en) | Production of semiconductor device | |
US7339251B2 (en) | Shallow trench isolation structure and formation method thereof | |
US7645679B2 (en) | Method for forming isolation layer in semiconductor devices | |
KR100587084B1 (en) | method for fabricating semiconductor device | |
US20010023107A1 (en) | Method for fabricating a hybrid isolation structure | |
KR100613342B1 (en) | Semiconductor device and method of manufacturing the same | |
KR100455726B1 (en) | Method for forming isolation layer in semiconductor device | |
KR100829375B1 (en) | Formation method of trench in semiconductor device | |
KR100826790B1 (en) | Method for fabricating trench of semiconductor device | |
KR100954418B1 (en) | Method for forming isolation layer of semiconductor device | |
US6780774B2 (en) | Method of semiconductor device isolation | |
US7429518B2 (en) | Method for forming shallow trench isolation of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DONGBU ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, KEUN SOO;REEL/FRAME:018644/0325 Effective date: 20061214 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20131124 |