Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070151861 A1
Publication typeApplication
Application numberUS 11/682,005
Publication dateJul 5, 2007
Filing dateMar 5, 2007
Priority dateMay 14, 1997
Also published asEP0981832A1, US7026238, US20020060363, US20030013297, US20030017695, US20040209460, WO1998052219A1
Publication number11682005, 682005, US 2007/0151861 A1, US 2007/151861 A1, US 20070151861 A1, US 20070151861A1, US 2007151861 A1, US 2007151861A1, US-A1-20070151861, US-A1-2007151861, US2007/0151861A1, US2007/151861A1, US20070151861 A1, US20070151861A1, US2007151861 A1, US2007151861A1
InventorsMing Xi, Paul Smith, Ling Chen, Michael Yang, Mei Chang, Fusen Chen, Christophe Marcadal, Jenny Lin
Original AssigneeMing Xi, Smith Paul F, Ling Chen, Yang Michael X, Mei Chang, Fusen Chen, Christophe Marcadal, Lin Jenny C
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Reliability barrier integration for cu application
US 20070151861 A1
Abstract
Embodiments of the present invention provide a process sequence and related hardware for filling a patterned feature on a substrate with a metal, such as copper. The sequence comprises first forming a reliable barrier layer in the patterned feature to prevent diffusion of the metal into the dielectric layer through which the patterned feature is formed. One sequence comprises forming a generally conformal barrier layer over a patterned dielectric, etching the barrier layer at the bottom of the patterned feature, depositing a second barrier layer, and then filling the patterned feature with a metal, such as copper.
Images(6)
Previous page
Next page
Claims(27)
1. A method of forming a barrier on a substrate having a recessed feature formed therein, the method comprising:
depositing a nitride barrier layer on the substrate;
etching through the nitride barrier layer so as to expose at least a bottom portion of the recessed feature;
depositing an additional nitride barrier layer on the substrate; and
depositing a copper pre-layer on the substrate.
2. The method of claim 1, further comprising depositing copper on the copper pre-layer.
3. The method of claim 2, wherein the depositing copper on the copper pre-layer comprises electroplating copper.
4. The method of claim 1, wherein the deposition of the additional nitride barrier layer is performed in the presence of a high density plasma.
5. The method of claim 1, wherein the additional nitride barrier layer is a TaN layer.
6. The method of claim 1, wherein the depositing a nitride barrier layer comprises a vapor deposition.
7. A method of forming a barrier on a substrate having a recessed feature formed therein, the method comprising:
depositing a nitride barrier layer on the substrate;
etching through the nitride barrier layer so as to expose at least a bottom portion of the recessed feature;
depositing an additional nitride barrier layer on the substrate, wherein the additional nitride barrier layer covers the bottom of the recessed feature; and
depositing a copper layer on the substrate.
8. The method of claim 7, further comprising electroplating copper on the copper layer.
9. The method of claim 8, wherein the electroplating copper on the copper layer fills the recessed feature.
10. The method of claim 7, wherein the deposition of the additional nitride barrier layer is performed in the presence of a high density plasma.
11. The method of claim 7, wherein the additional nitride barrier layer is a TaN layer.
12. The method of claim 7, wherein the depositing a nitride barrier layer comprises a vapor deposition.
13. A method of forming a barrier on a substrate having a recessed feature formed therein, the method comprising:
depositing a nitride barrier layer on the substrate, wherein the nitride barrier layer covers the bottom of the recessed feature, and wherein the depositing a nitride barrier layer comprises etching barrier material from the bottom of the recessed feature after deposition of the barrier material; and then
depositing a copper pre-layer on the substrate.
14. The method of claim 13, wherein etching barrier material from the bottom of the recessed feature exposes the bottom of the recessed feature.
15. The method of claim 13, further comprising depositing copper on the copper pre-layer.
16. The method of claim 15, wherein the depositing copper on the copper pre-layer comprises electroplating copper.
17. The method of claim 15, wherein depositing copper on the copper pre-layer fills the recessed feature.
18. The method of claim 13, wherein the deposition of the nitride barrier layer is performed in the presence of a high density plasma.
19. The method of claim 13, wherein the nitride barrier layer comprises tantalum nitride.
20. The method of claim 13, where the depositing a nitride barrier layer comprises a vapor deposition.
21. A method of forming a barrier on a substrate having a recessed feature formed therein, the method comprising:
depositing a nitride barrier layer on the substrate;
etching through the nitride barrier layer so as to expose at least a bottom portion of the recessed feature;
sputtering additional barrier material from a target onto the substrate; and
depositing a copper pre-layer on the substrate.
22. The method of claim 21, wherein sputtering additional barrier material from a target onto the substrate comprises depositing an additional barrier layer on the substrate.
23. The method of claim 22, wherein the additional barrier layer is a TaN layer.
24. The method of claim 21, wherein the additional barrier material comprises tantalum.
25. The method of claim 21, further comprising depositing copper on the copper pre-layer to fill the recessed feature.
26. The method of claim 25, wherein the depositing copper on the copper pre-layer comprises electroplating copper.
27. The method of claim 21, wherein the sputtering comprises a high density plasma process.
Description
    CROSS-REFERENCE TO RELATED APPLICATIONS
  • [0001]
    This application is a continuation of co-pending U.S. patent application Ser. No. 10/841,086, filed May 7, 2004, which is a continuation of U.S. patent application Ser. No. 10/052,681, filed Jan. 17, 2002, now issued as U.S. Pat. No. 7,026,238, which is a continuation-in-part of U.S. patent application Ser. No. 08/856,116, filed May 14, 1997, which is hereby incorporated by reference.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. Field of the Invention
  • [0003]
    Embodiments of the invention relate to a deposition sequence and related hardware for manufacturing a plug and line typical of a dual damascene structure utilizing a thin conformal barrier layer formed on the walls of the feature.
  • [0004]
    2. Description of the Related Art
  • [0005]
    Modern semiconductor integrated circuits usually involve multiple conductive layers separated by dielectric (insulating) layers, such as oxide layers. The conductive layers are electrically interconnected by holes penetrating the intervening oxide layers and contacting some underlying conductive feature. After the holes are etched, they are filled with a metal, typically aluminum or copper, to electrically connect the conductive layers with each other. In a circuit formed by a dual damascene process, there are two types of holes, vias and trenches, which penetrate dielectric layers of the circuit. Vias are holes which extend to an underlying conductive feature. Vias which are filled with a metal are called plugs, or via plugs. Trenches are holes which extend into the dielectric layer of the circuit, but do not extend to an underlying conductive feature. Trenches which are filled with a metal are called lines, which serve as horizontal interconnects in a circuit.
  • [0006]
    As sizes of features such as holes in integrated circuits continue to decrease, the characteristics of the material forming the plugs become increasingly important. The smaller the plug, the less resistive the material forming the plug should be for speed performance. Copper is a material which is becoming more important as a result. Copper has a resistivity of 1.7 μΩ-cm. Copper has a small RC time constant thereby increasing the speed of a device formed thereof. In addition, copper exhibits improved reliability over aluminum in that copper has excellent electromigration resistance and can drive more current in the lines.
  • [0007]
    One problem with the use of copper is that copper diffuses into silicon dioxide, silicon and other dielectric materials. Therefore, barrier layers become increasingly important to prevent copper from diffusing into the dielectric materials and compromising the integrity of the device. Barrier materials such as Ta, TaN, SiN, Ti, TiN, W, and WN on the interlayer dielectric will effectively inhibit interlayer diffusion. However, within the same dielectric layer it is difficult to provide an effective barrier to prevent leakage between lines. Several technologies, such as physical vapor deposition (PVD), are presently under investigation for adding a barrier layer to the via sidewall separating the copper metal from the interlayer dielectric. However, common PVD technologies are limited in high aspect structures due to the directional nature of their deposition. Thus, the thickness of a barrier layer deposited by PVD will depend directly upon the structure architecture, with the barrier becoming thinner on the sidewall near the structure bottom. The barrier thickness, and therefore the barrier integrity may be compromised on the sidewall near the structure bottom. Also, the bottom corners of vias often do not form precise right angles at their intersection. Instead, there may be recesses or “undercuts” 11 at the bottom corners of vias 10 formed in a dielectric layer 12, as shown in FIG. 1. As a result, it is difficult to deposit a barrier layer that covers these undercuts by PVD because of the limited directionality of deposition by PVD.
  • [0008]
    In contrast, chemical vapor deposition (CVD) and atomic layer deposition (ALD) deposited films are, by their nature, conformal in re-entrant structures. Silicon nitride (SixNy) and titanium nitride (TiN) prepared by decomposition of an organic material, tetrakis(dimethylamido) titantium (TDMAT) are common semiconductor manufacturing materials which display the described conformal performance. Both materials are perceived as being good barriers to Cu diffusion, but are considered unattractive due to their high resistivity. The highly resistive nature of these materials detrimentally affects the conductivity between the plug and the underlying conductive features, which must be maintained as low as possible to maximize logic device performance.
  • [0009]
    Therefore, there is a need for a process sequence and related hardware which provides a good barrier layer on the via sidewall, but which does not negatively affect the conductivity of the plug.
  • SUMMARY OF THE INVENTION
  • [0010]
    Embodiments of the present invention generally provide a process and related hardware for filling a patterned feature on a substrate with copper or other conductive materials. One embodiment of the present invention comprises forming a generally conformal CVD or ALD barrier layer over a patterned feature formed in a substrate, etching the barrier layer at the bottom of the patterned feature, depositing a second barrier layer that does not significantly impact conductivity between the plug and the underlying layer, but provides an adequate barrier on other surfaces, and then filling the patterned feature with a conductive material, such as copper. Another embodiment of the present invention comprises forming a generally conformal CVD or ALD barrier layer over a patterned feature formed in a substrate having an etch stop, etching the barrier layer and the etch stop at the bottom of the patterned feature, depositing a second barrier layer, and then filling the patterned feature with a conductive material, such as copper.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0011]
    So that the manner in which the features of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.
  • [0012]
    It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
  • [0013]
    FIG. 1 is a partial cross-sectional view of a substrate having undercuts at the bottom of its via, as known in the prior art;
  • [0014]
    FIGS. 2-8 are partial cross-sectional views of a substrate having one process sequence of the present invention performed thereon;
  • [0015]
    FIG. 9 is a schematic of a multichamber processing apparatus;
  • [0016]
    FIG. 10 is a cross-sectional view of a CVD process chamber; and
  • [0017]
    FIG. 11 is a cross-sectional view of a PVD process chamber.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • [0018]
    FIGS. 2-8 illustrate and describe one embodiment of a process sequence of the present invention. FIG. 2 is a partial cross sectional view of a substrate having a via 200 and a trench 202 formed thereon through a dielectric layer 204 to an underlying metal layer 206. A conformal barrier layer 208, shown in FIG. 3, is formed over the patterned surface by CVD techniques, such as conventional CVD and rapid CVD, or atomic layer deposition (ALD). The barrier layer deposited by CVD may be formed from materials such as SixNy, TiSixN, TiN(C), TiNSi(C), Ta, TaC, TaN(C), TaNSi(C), W, WNx, SiOxNy, SiC, AlN, or Al2O3.
  • [0019]
    While the barrier layer 208 deposited by CVD or ALD provides desired conformal coverage of a substrate, including the sidewalls 216 and 218 of the via and the trench, respectively (FIG. 4), the barrier layer 208 also covers the lower portion of the via (FIG. 3), which contacts the underlying metal layer 206. The barrier layer 208 on the underlying metal layer 206 increases the resistance of the overall structure, and negatively impacts the performance of the structure. Thus, the substrate is exposed to a pre-clean or other etching process, such as an argon/hydrogen etch process to remove a portion of the barrier layer formed on the horizontal surfaces of the patterned feature, i.e, the bottom of the via 210 at the interface with the underlying metal layer 206, the bottom of the trench 212, and the field surface 214, as shown in FIG. 4. The etching may also extend into and remove part of the underlying metal layer (not shown). Preferably, the etching process is performed within a system that also includes the chamber in which the barrier layer 208 is deposited by chemical vapor deposition, so that the substrate is not exposed to air. More preferably, the etching process is performed within the same chamber in which chemical vapor deposition of the barrier layer is performed. However, in another embodiment, there is an air break in which the substrate is moved out of the processing system after the deposition of the barrier layer 208 and before the etching process.
  • [0020]
    Removing the barrier layer 208 from the bottom of the via 210 ensures a good, low resistance electrical contact to the underlying metal layer 206. However, removing the barrier layer 208 from another surface of the patterned feature, i.e., the bottom of the trench 212, leaves the dielectric layer 204 exposed at the bottom of the trench 212.
  • [0021]
    In the present invention, following the etch process, a second barrier layer 220, such as Ta, TaN, TiSiNx, TaSiNx, W, or WNx is sputter deposited using PVD onto the first barrier layer 208 and the exposed dielectric layer at the bottom of the trench 212, as shown in FIG. 5. The PVD barrier layer 220 covers the bottom of the trench 212 and the field surface 214. The PVD barrier layer 220 on the bottom of the trench 212 covers the dielectric layer at the bottom of the trench which was previously exposed during the etching process to remove the barrier layer 208 from the bottom of the via 210. The PVD barrier layer 220 may also partially or completely cover the vertical surfaces of the patterned feature, such as the sidewalls 216, 218 of the trench 202 and the via 200, respectively. However, the deposition of the PVD barrier layer 220 is minimized at the bottom of the via 210. At this point in the process, the aspect ratio of the via will typically be in the range of about 4 to 1, and the aspect ratio of the trench will typically be in the range of about 1 to 1. Because of the high aspect ratio/narrow opening of the via 200, few of the atoms or molecules sputtered by PVD will be sputtered at the appropriate angle to reach the bottom of the via 210. High density plasma PVD (HDP-PVD) or other directional PVD techniques may be used to further minimize deposition on the bottom of the via.
  • [0022]
    In another embodiment, the second barrier layer is deposited, at least partially, at the bottom of the via (not shown). For example, the barrier layer may have a thickness of from about 20 Å to about 50 Å at the bottom of the via. Preferably, the PVD barrier layer covering the bottom of the via has a low resistance. Examples of barrier layers with a low resistance, e.g., less than about 250 μΩ-cm, include PVD Ta, TaN, W, WNx, Ti, and TiN layers. Preferably, the second barrier layer deposited by physical vapor deposition is sufficient to provide a barrier on the bottom of the trench without significantly impairing conduction between the conductive material that is deposited later in the via and the underlying metal layer.
  • [0023]
    A copper seed layer 222 is then deposited on the patterned substrate by a PVD, CVD, or electroless deposition, as shown in FIG. 6. A seed layer is a layer on which a subsequent metal layer can be deposited by a process such as PVD, CVD, or electroplating. Copper is deposited on the seed layer by PVD, CVD, or electroplating to fill the trench and via features on the patterned substrate (not shown).
  • [0024]
    A similar process sequence may be performed on a patterned substrate with an etch stop, such as a nitride etch stop, at the via level. FIG. 7 shows the starting material patterned substrate with an etch stop 224 disposed at the bottom of the feature. The steps of a preferred embodiment of this method are illustrated by FIGS. 2, 3, 8, and 5. FIG. 8 shows that the etch stop 224 is removed from the bottom of the via 210 during the etching step which removes the barrier layer 208 from the bottom of the via 210.
  • [0025]
    A schematic of a multichamber processing apparatus 35 suitable for performing the processes of the present invention is illustrated in FIG. 9. The apparatus is an “ENDURA” system commercially available from Applied Materials, Santa Clara, Calif. The particular embodiment of the apparatus 35 shown herein is suitable for processing planar substrates, such as semiconductor substrates, and is provided to illustrate the invention, and should not be used to limit the scope of the invention. The apparatus 35 typically comprises a cluster of interconnected process chambers 36, for example, CVD and PVD deposition and rapid thermal annealing chambers.
  • [0026]
    The apparatus comprises a CVD deposition chamber 41 (shown in FIG. 10) which is used to deposit the conformal barrier layer 208 in one embodiment. The CVD deposition chamber 41 has surrounding sidewalls 45 and a ceiling 50. The chamber 41 comprises a process gas distributor 55 for delivering process gases into the chamber. Mass flow controllers and air operated valves are used to control the flow of process gases into the deposition chamber 41. The gas distributor 55 is typically mounted above the substrate (as shown), or peripherally about the substrate (not shown). A support 65 is provided for supporting the substrate in the deposition chamber 41. The substrate is introduced into the chamber 41 through a substrate loading inlet in the sidewall 45 of the chamber 41 and placed on the support 65. The support 65 can be lifted or lowered by support lift bellows 70 so that the gap between the substrate and gas distributor 55 can be adjusted. A lift finger assembly 75 comprising lift fingers that are inserted through holes in the support 65 can be used to lift and lower the substrate onto the support to facilitate transport of the substrate into and out of the chamber 41. A thermal heater 80 is then provided in the chamber to rapidly heat the substrate. Rapid heating and cooling of the substrate is preferred to increase processing throughput, and to allow rapid cycling between successive processes operated at different temperatures. The temperature of the substrate is generally estimated from the temperature of the support 65.
  • [0027]
    The substrate is processed in a process zone 95 above a horizontal perforated barrier plate 105. The barrier plate 105 has exhaust holes 110 which are in fluid communication with an exhaust system 115 for exhausting spent process gases from the chamber 41. A typical exhaust system 115 comprises a rotary vane vacuum pump (not shown) capable of achieving a minimum vacuum of about 10 mTorr, and optionally a scrubber system for scrubbing byproduct gases. The pressure in the chamber 41 is sensed at the side of the substrate and is controlled by adjusting a throttle valve in the exhaust system 115.
  • [0028]
    A plasma generator 116 is provided for generating a plasma in the process zone 95 of the chamber 40 for plasma enhanced chemical vapor deposition processes. The plasma generator 116 can generate a plasma (i) inductively by applying an RF current to an inductor coil encircling the deposition chamber (not shown), (ii) capacitively by applying an RF current to process electrodes in the chamber, or (iii) both inductively and capacitively while the chamber wall or other electrode is grounded. A DC or RF current at a power level of from about 750 Watts to about 2000 Watts can be applied to an inductor coil (not shown) to inductively couple energy into the deposition chamber to generate a plasma in the process zone 95. When an RF current is used, the frequency of the RF current is typically from about 400 KHz to about 16 MHZ, and more typically about 13.56 MHZ Optionally, a gas containment or plasma focus ring (not shown), typically made of aluminum oxide or quartz, can be used to contain the flow of process gas or plasma around the substrate.
  • [0029]
    In another embodiment, a conformal barrier layer 208 is formed over the patterned surface by atomic layer deposition (ALD). The ALD barrier layer may be formed from materials such as Ta, TaN, W, or WN. Examples of ALD processes are described in commonly assigned U.S. patent application Ser. No. 09/754,230, entitled “Method of Forming Refractory Metal Nitride Layers Using Chemisorption Techniques,” filed on Jan. 3, 2001, U.S. patent application Ser. No. 09/960,469, entitled “Formation of Refractory Metal Nitrides Using Chemisorption Techniques,” filed on Sep. 19, 2001, and U.S. patent application Ser. No. 09/965,370, entitled “Integration of Barrier Layer and Seed Layer,” filed on Sep. 26, 2001, which are hereby incorporated by reference.
  • [0030]
    Generally, ALD can be used to deposit monolayers of materials, such as monolayers of a nitrogen-based compound and a metal containing compound, which are alternately chemisorbed on a substrate. For example, a monolayer of a nitrogen-based compound is chemisorbed on a substrate by introducing a pulse of a nitrogen-based gas into a processing chamber. After the monolayer is chemisorbed onto the substrate, excess nitrogen-based compound is removed from the processing chamber by introducing a pulse of purge gas thereto. Purge gases, such as, for example, helium (He), argon (Ar), nitrogen (N2), and hydrogen (H2), and other gases, may be used. After the pulse of purge gas, a pulse of a metal containing compound is introduced into the processing chamber to chemisorb a monolayer of metal containing compound on the substrate. The metal containing compound may be provided as a gas or may be provided with the aid of a carrier gas. Examples of carrier gases which may be used include, but are not limited to, helium (He), argon (Ar), nitrogen (N2), and hydrogen (H2).
  • [0031]
    In another embodiment of ALD, instead of using pulses of a purge gas between the pulses of a nitrogen-based compound and a metal containing compound, the purge gas is continuously flowed, i.e., both during the pulses of a nitrogen-based compound and the pulses of a metal containing compound, and in between these pulses.
  • [0032]
    One exemplary process of depositing a tantalum nitride barrier layer by atomic layer deposition in a processing chamber comprises sequentially providing pentadimethylamino-tantalum (PDMAT) at a flow rate between about 100 sccm and about 1000 sccm, and preferably between about 200 sccm (standard cubic centimeters per minute) and 500 sccm, for a time period of about 1.0 second or less, providing ammonia at a flow rate between about 100 sccm and about 1000 sccm, preferably between about 200 sccm and 500 sccm, for a time period of about 1.0 second or less, and a purge gas at a flow rate between about 100 sccm and about 1000 sccm, preferably between about 200 sccm and 500 sccm for a time period of about 1.0 second or less. The heater temperature preferably is maintained between about 100 C. and about 300 C. at a chamber pressure between about 1.0 and about 5.0 torr. This process provides a tantalum nitride layer in a thickness between about 0.5 Å and about 1.0 Å per cycle. The alternating sequence may be repeated until a desired thickness is achieved.
  • [0033]
    A pre-clean chamber which can be used to remove the barrier layer 208 from the bottom of the via 210 is the Pre-Clean II chamber available from Applied Materials, Inc. of Santa Clara, Calif. Additionally, other etch chambers known in the field could be used to remove the barrier layer as described. In a preferred embodiment, the CVD chamber 41 of FIG. 16 can be used to etch the CVD barrier layer deposited on the substrate. The support pedestal 82 may be used to bias the substrate. A plasma generator 116, as described above, is attached to the support pedestal 82. Argon is the principal etching gas. It ionizes in the chamber, and its positively charged ions are attracted to the negatively biased substrate with enough energy that the barrier layer 208 is removed from the horizontal surfaces of the patterned feature.
  • [0034]
    In another embodiment, the barrier layer 208 may be deposited and then removed from the bottom of the via 210 in an ALD chamber with plasma capability.
  • [0035]
    A conventional PVD deposition chamber commercially available from Applied Materials, Santa Clara, Calif. can be used to deposit a second barrier layer 220 on a substrate. FIG. 11 shows a simplified example of a PVD chamber 300. The PVD chamber 300 generally includes a chamber section 306. The chamber section 306 generally includes a substrate support member 302 for supporting a substrate (not shown) to be processed, a target 304 for providing a material to be deposited on the substrate and a process environment 303 wherein a plasma is created for ions to sputter the target 304.
  • [0036]
    The PVD chamber 300 generally includes the substrate support member 302, also known as a susceptor or heater, disposed within the chamber section 306. The substrate support member 302 may heat the substrate if required by the process being performed. A target 304 is disposed in the top of the chamber section 306 to provide material, such as aluminum, titanium or tungsten, to be sputtered onto the substrate during processing by the PVD chamber 300. A lift mechanism, including a guide rod 326, a bellows 328 and a lift actuator 330 mounted to the bottom of the chamber section 306, raises the substrate support member 302 to the target 304 for the PVD chamber 300 to perform the process and lowers the substrate support member 302 to exchange substrates. A set of shields 332, 334, 336, disposed within the chamber section 306, surround the substrate support member 302 and the substrate during processing in order to prevent the target material from depositing on the edge of the substrate and on other surfaces inside the chamber section 306.
  • [0037]
    Situated above the chamber section 306 and sealed from the processing region of the chamber is a cooling chamber 316. The cooling chamber 316 is generally defined by the target 304, a top 317 and sides 319. A cooling fluid, such as water or antifreeze, flows into the cooling chamber 316 through inlet 318 and out of the cooling chamber 316 through outlet 320.
  • [0038]
    A rotating magnetron 308 is disposed in the cooling chamber 316 on the non-process environment side of the target 304 and surrounded by the cooling fluid. The magnetron 308 is isolated from the vacuum in the chamber section 306 by seals (not shown) between the magnetron chamber and target and between the target and processing region. The magnetron 308 has a set of magnets 310 arranged within the magnetron 308 so that they create magnetic field lines spinning across the sputtering surface of the target. Electrons are captured along these lines, where they collide with gas atoms, creating ions. To create this effect about the circumference of the target, the target is rotated during processing. The magnetron 308 is situated above the top side of the target 304 with about a one millimeter gap therebetween, so the magnetic fields from the magnets 310 may penetrate through the target 304. A motor assembly 312 for rotating the magnetron 308 is mounted to the top 317 of the cooling chamber 316. A shaft 314, which mechanically couples the motor assembly 312 to the rotational center of the magnetron 308, extends through the top 317. The motor assembly 312 imparts a rotational motion to the magnetron 308 to cause it to spin during performance of the substrate process.
  • [0039]
    A negative DC bias voltage of about 200 V or more is typically applied to the target 304, and a ground is applied to an anode, the substrate support member 302, and the chamber surfaces. The combined action of the dc bias and the rotating magnetron 308 generate an ionized plasma discharge in a process gas, such as argon, between the target 304 and the substrate. The positively charged ions are attracted to the target 304 and strike the target 304 with sufficient energy to dislodge atoms of the target material, which sputters onto the substrate.
  • [0040]
    The process can be implemented using a computer program product that runs on a conventional computer system comprising a central processor unit (CPU) interconnected to a memory system with peripheral control components, such as for example a 68400 microprocessor, commercially available from Synenergy Microsystems, California.
  • EXAMPLE 1
  • [0041]
    In one example, a process according to the present invention was performed on a substrate having a 0.25 μm via with about a 4:1 aspect ratio and a trench. The patterned substrate was first introduced into a CVD chamber, such as a TxZ chamber, commercially available from Applied Materials, Inc., Santa Clara, Calif., where about 50 Å to about 100 Å of SixNy was deposited on the substrate using CVD techniques. The substrate was then moved into a Pre-clean II chamber (available from Applied Materials, Inc., located in Santa Clara, Calif.), where the substrate was subjected to an argon/hydrogen etching environment for about 20 seconds. RF/DC powers of about 300/300 W were used. Next, the substrate was moved into a PVD chamber where about 400 Å of TaN was deposited on the substrate in the field. Next, the substrate was introduced into a CVD chamber where about 400 Å of CVD Cu was deposited on the substrate as a wetting layer. Then, Cu was sputtered onto the substrate to complete the fill the via and the trench.
  • EXAMPLE 2
  • [0042]
    In another example, a patterned substrate with a dual damascene trench structure and a via opened to an underlying Cu wiring was first introduced into a multichamber processing apparatus having a sputter clean chamber, a CVD barrier chamber, a PVD barrier chamber, and a PVD Cu chamber. 50 Å of TiSixN was deposited on the substrate in a CVD barrier chamber at a pressure of less than 10 Torr and at a temperature of about 300 C. to about 380 C. by reacting TDMAT in a N2/H2 environment to form a plasma. The substrate was then treated with a SiH4 soak. The deposited TiSixN conformally covered both the via and trench structure. In the next step, the substrate was moved to the sputter clean chamber, and subjected to argon/hydrogen etch to etch off the TiSixN film deposited at the bottom of the via. The etching was continued past the bottom of the via into the underlying Cu wiring to remove about 5 to 10 Å of the underlying Cu wiring. The etch process also removed the TiSixN film at the bottom of the trench structure. Next, the substrate was moved into a PVD Ta/TaN chamber to receive a Ta/TaN film having a thickness at the bottom of the trench structure of about 30 Å. Then, the substrate was transferred into a PVD Cu chamber where about 1500 Å of Cu was deposited on the substrate with minimal deposition at the bottom of the via.
  • [0043]
    While the foregoing is directed to the preferred embodiment of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims which follow.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5308793 *Jul 22, 1992May 3, 1994Sony CorporationMethod for forming interconnector
US5913147 *Jan 21, 1997Jun 15, 1999Advanced Micro Devices, Inc.Method for fabricating copper-aluminum metallization
US5930669 *Apr 3, 1997Jul 27, 1999International Business Machines CorporationContinuous highly conductive metal wiring structures and method for fabricating the same
US5933753 *Dec 16, 1996Aug 3, 1999International Business Machines CorporationOpen-bottomed via liner structure and method for fabricating same
US5972178 *Jun 7, 1995Oct 26, 1999Applied Materials, Inc.Continuous process for forming improved titanium nitride barrier layers
US5972179 *Sep 30, 1997Oct 26, 1999Lucent Technologies Inc.Silicon IC contacts using composite TiN barrier layer
US5985762 *May 19, 1997Nov 16, 1999International Business Machines CorporationMethod of forming a self-aligned copper diffusion barrier in vias
US5989999 *Sep 26, 1997Nov 23, 1999Applied Materials, Inc.Construction of a tantalum nitride film on a semiconductor wafer
US5993916 *Sep 22, 1997Nov 30, 1999Applied Materials, Inc.Method for substrate processing with improved throughput and yield
US6002174 *Dec 31, 1997Dec 14, 1999Micron Technology, Inc.Barrier materials for semiconductor devices
US6007684 *Nov 12, 1997Dec 28, 1999Applied Materials, Inc.Process for forming improved titanium-containing barrier layers
US6013576 *Jul 30, 1997Jan 11, 2000Samsung Electronics Co., Ltd.Methods for forming an amorphous tantalum nitride film
US6017817 *May 10, 1999Jan 25, 2000United Microelectronics Corp.Method of fabricating dual damascene
US6023102 *Oct 8, 1998Feb 8, 2000Sharp Laboratories Of America, Inc.Low resistance contact between circuit metal levels
US6028003 *Jul 3, 1997Feb 22, 2000Motorola, Inc.Method of forming an interconnect structure with a graded composition using a nitrided target
US6143646 *Jun 3, 1997Nov 7, 2000Motorola Inc.Dual in-laid integrated circuit structure with selectively positioned low-K dielectric isolation and method of formation
US6157061 *Aug 27, 1998Dec 5, 2000Nec CorporationNonvolatile semiconductor memory device and method of manufacturing the same
US6157081 *Mar 10, 1999Dec 5, 2000Advanced Micro Devices, Inc.High-reliability damascene interconnect formation for semiconductor fabrication
US6164128 *Oct 13, 1999Dec 26, 2000Santa Cruz; Cathy D.Apparatus, method and formula relating to total-wind statistics
US6164138 *Mar 31, 1998Dec 26, 2000Dresser Industries, Inc.Self aligning dial for instrument gauge
US6166423 *Oct 22, 1999Dec 26, 2000International Business Machines CorporationIntegrated circuit having a via and a capacitor
US6184128 *Jan 31, 2000Feb 6, 2001Advanced Micro Devices, Inc.Method using a thin resist mask for dual damascene stop layer etch
US6184138 *Sep 7, 1999Feb 6, 2001Chartered Semiconductor Manufacturing Ltd.Method to create a controllable and reproducible dual copper damascene structure
US6200433 *Nov 1, 1999Mar 13, 2001Applied Materials, Inc.IMP technology with heavy gas sputtering
US6211071 *Apr 22, 1999Apr 3, 2001Advanced Micro Devices, Inc.Optimized trench/via profile for damascene filling
US6221775 *Sep 24, 1998Apr 24, 2001International Business Machines Corp.Combined chemical mechanical polishing and reactive ion etching process
US6229174 *Dec 8, 1997May 8, 2001Micron Technology, Inc.Contact structure for memory device
US6265757 *Nov 9, 1999Jul 24, 2001Agere Systems Guardian Corp.Forming attached features on a semiconductor substrate
US6268283 *Feb 9, 1999Jul 31, 2001United Microelectronics Corp.Method for forming dual damascene structure
US6271084 *Jan 16, 2001Aug 7, 2001Taiwan Semiconductor Manufacturing CompanyMethod of fabricating a metal-insulator-metal (MIM), capacitor structure using a damascene process
US6271592 *Aug 6, 1999Aug 7, 2001Applied Materials, Inc.Sputter deposited barrier layers
US6274483 *Jan 18, 2000Aug 14, 2001Taiwan Semiconductor Manufacturing CompanyMethod to improve metal line adhesion by trench corner shape modification
US6297114 *Dec 4, 1998Oct 2, 2001Sharp Kabushiki KaishaSemiconductor device and process and apparatus of fabricating the same
US6309801 *Jun 3, 1999Oct 30, 2001U.S. Philips CorporationMethod of manufacturing an electronic device comprising two layers of organic-containing material
US6498091 *Nov 1, 2000Dec 24, 2002Applied Materials, Inc.Method of using a barrier sputter reactor to remove an underlying barrier layer
US6509267 *Jun 20, 2001Jan 21, 2003Advanced Micro Devices, Inc.Method of forming low resistance barrier on low k interconnect with electrolessly plated copper seed layer
US6562715 *Aug 9, 2000May 13, 2003Applied Materials, Inc.Barrier layer structure for copper metallization and method of forming the structure
US6586334 *Oct 11, 2001Jul 1, 2003Texas Instruments IncorporatedReducing copper line resistivity by smoothing trench and via sidewalls
US6607977 *Sep 26, 2001Aug 19, 2003Novellus Systems, Inc.Method of depositing a diffusion barrier for copper interconnect applications
US6727177 *Oct 18, 2001Apr 27, 2004Lsi Logic CorporationMulti-step process for forming a barrier film for use in copper layer formation
US20020008611 *May 11, 2001Jan 24, 2002Luc WuidartValidation of the presence of an electromagnetic transponder in the field of an amplitude demodulation reader
US20030049931 *Sep 19, 2001Mar 13, 2003Applied Materials, Inc.Formation of refractory metal nitrides using chemisorption techniques
US20030059538 *Sep 26, 2001Mar 27, 2003Applied Materials, Inc.Integration of barrier layer and seed layer
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7507660 *Aug 23, 2007Mar 24, 2009Applied Materials, Inc.Deposition processes for tungsten-containing barrier layers
US7589029 *May 2, 2002Sep 15, 2009Micron Technology, Inc.Atomic layer deposition and conversion
US7687409Mar 29, 2005Mar 30, 2010Micron Technology, Inc.Atomic layer deposited titanium silicon oxide films
US7727905Jul 26, 2006Jun 1, 2010Micron Technology, Inc.Zirconium-doped tantalum oxide films
US7745327 *Jun 12, 2007Jun 29, 2010Advanced Micro Devices, Inc.Method of forming a copper-based metallization layer including a conductive cap layer by an advanced integration regime
US7776762Dec 8, 2006Aug 17, 2010Micron Technology, Inc.Zirconium-doped tantalum oxide films
US8076249Mar 24, 2010Dec 13, 2011Micron Technology, Inc.Structures containing titanium silicon oxide
US8288809Aug 12, 2010Oct 16, 2012Micron Technology, Inc.Zirconium-doped tantalum oxide films
US8399365Dec 12, 2011Mar 19, 2013Micron Technology, Inc.Methods of forming titanium silicon oxide
US8501563Sep 13, 2012Aug 6, 2013Micron Technology, Inc.Devices with nanocrystals and methods of formation
US8765616Sep 14, 2012Jul 1, 2014Micron Technology, Inc.Zirconium-doped tantalum oxide films
US8772077 *Apr 16, 2009Jul 8, 2014Ips Ltd.Method of forming chalcogenide thin film
US8921914Aug 5, 2013Dec 30, 2014Micron Technology, Inc.Devices with nanocrystals and methods of formation
US20070087563 *Dec 8, 2006Apr 19, 2007Micron Technology, Inc.Zirconium-doped tantalum oxide films
US20080008823 *Aug 23, 2007Jan 10, 2008Ling ChenDeposition processes for tungsten-containing barrier layers
US20080182406 *Jun 12, 2007Jul 31, 2008Axel PreusseMethod of forming a copper-based metallization layer including a conductive cap layer by an advanced integration regime
US20110027976 *Apr 16, 2009Feb 3, 2011Ips Ltd.Method of forming chalcogenide thin film
US20120251967 *Feb 29, 2012Oct 4, 2012Tokyo Electron LimitedLoading unit and processing system
Classifications
U.S. Classification205/183, 205/186
International ClassificationH01L21/768, H01L21/285, C23C28/02, C23C28/00
Cooperative ClassificationH01L21/76843, H01L21/76831, H01L2924/0002, H01L21/76844, H01L21/28556, H01L21/2855, H01L21/76804, H01L23/5226, H01L21/28562, H01L23/53238, H01L21/76877, C25D5/02, H01L21/76846
European ClassificationH01L21/768B2B, H01L21/768C3B, H01L21/768C4, C25D5/02, H01L21/768C3B2, H01L21/285B4H, H01L21/768B10B, H01L21/768C3B4, H01L21/285B4F, H01L21/285B4H2, H01L23/522E, H01L23/532M1C4
Legal Events
DateCodeEventDescription
Mar 5, 2007ASAssignment
Owner name: APPLIED MATERIALS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XI, MING;SMITH, PAUL FREDERICK;CHEN, LING;AND OTHERS;REEL/FRAME:018959/0295;SIGNING DATES FROM 20020110 TO 20020116