Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070222025 A1
Publication typeApplication
Application numberUS 11/698,373
Publication dateSep 27, 2007
Filing dateJan 26, 2007
Priority dateJan 26, 2006
Also published asUS7659588, US8633561, US20100230775
Publication number11698373, 698373, US 2007/0222025 A1, US 2007/222025 A1, US 20070222025 A1, US 20070222025A1, US 2007222025 A1, US 2007222025A1, US-A1-20070222025, US-A1-2007222025, US2007/0222025A1, US2007/222025A1, US20070222025 A1, US20070222025A1, US2007222025 A1, US2007222025A1
InventorsAli Husain, Srikant Sridevan
Original AssigneeAli Husain, Srikant Sridevan
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Termination for a superjunction device
US 20070222025 A1
Abstract
A superjunction device that includes a termination region having a transition region adjacent the active region thereof, the transition region including a plurality of spaced columns.
Images(7)
Previous page
Next page
Claims(11)
1. A power semiconductor device comprising:
a semiconductor body of one conductivity;
an active region formed in said semiconductor body; and
a termination region having a transition region adjacent said active region that includes a plurality of columns of another conductivity formed in said semiconductor body, a cross-section of said columns taken normal to the longitudinal axes of said columns having a pattern in which one group of said columns are disposed at corners of a hexagon, one of said columns is disposed at the centroid of said hexagon, said columns at said corners and said column at said centroid forming a plurality of equilateral triangles, each triangle including said column at said centroid at one corner thereof, and two columns at the other corners thereof, and another group of said columns each being positioned equidistant from another two oppositely disposed columns at corners of an equilateral triangle.
2. The power semiconductor device of claim 1, wherein each said column in said another group of columns is disposed on a side of a respective equilateral triangle.
3. The power semiconductor device of claim 1, wherein each column in said another group of columns is disposed at the centroid of a respective equilateral triangle.
4. The power semiconductor device of claim 1, wherein said another group of columns includes a first set of columns and a second set of columns, each column in said first set of columns is disposed on a side of a respective equilateral triangle, and each column in said second set of columns is disposed at the centroid of a respective equilateral triangle.
5. The power semiconductor device of claim 1, further comprising a race track termination disposed around said transition region between said transition region and the edges of said semiconductor device.
6. A method for improving the breakdown at the termination of a superjunction power semiconductor device having a semiconductor body of one conductivity, an active region formed in said semiconductor body, and a termination region having a transition region adjacent said active region, comprising:
forming a termination region having a transition region adjacent said active region, said transition region including a plurality of columns of another conductivity in said semiconductor body, a cross-section taken normal to the longitudinal axes of said columns having a pattern in which one group of said columns are disposed at corners of a hexagon, one of said columns is disposed at the centroid of said hexagon, said columns at said corners and said column at said centroid forming a plurality of equilateral triangles, each triangle including said column at said centroid at one corner thereof, and two columns at the other corners thereof, and another group of said columns each being positioned equidistant from another two oppositely disposed columns at corners of an equilateral triangle.
7. The method of claim 6, wherein each said column from said another group is positioned on a side of a respective equilateral triangle.
8. The method of claim 6, wherein each said column from said another group is positioned at the centroid of a respective equilateral triangle.
9. The method of claim 6, wherein said another group of columns includes a first set of columns and a second set of columns, each column in said first set of columns is positioned on a side of a respective equilateral triangle, and each column in said second set of columns is disposed at the centroid of a respective equilateral triangle.
10. The method of claim 6, wherein said another group of columns includes a first set of columns and a second set of columns, each column in said first set of columns is positioned on a side of a respective equilateral triangle forming a second equilateral triangle, and each column in said second set of columns is disposed at a side of a respective second equilateral triangle.
11. The method of claim 6, wherein said another group of columns includes a first set of columns and a second set of columns, each column in said first set of columns is positioned at the centroid of a respective equilateral triangle each two forming a second equilateral triangle with a column of said hexagon, and each column in said second set of columns is disposed at the centroid of a respective second equilateral triangle.
Description
    RELATED APPLICATION
  • [0001]
    This application is based on and claims priority to the U.S. Provisional Application Ser. No. 60/762,793, filed on Jan. 26, 2006, entitled Termination for Superjunction Device, to which a claim of priority is hereby made and the disclosure of which is incorporated by reference.
  • BACKGROUND OF THE INVENTION
  • [0002]
    The present invention relates to power semiconductor devices and more particularly to a termination arrangement for a superjunction power semiconductor device.
  • [0003]
    A superjunction arrangement having a cellular design in the active region thereof can be terminated with dense p-columns as a transition to a race-track structure. The weak point of the device with respect to avalanche breakdown is at the interface between the active cells and the dense p-columns in the transition region. Conventional designs utilize a transition region having a hexagonal lattice similar to the hexagonal lattice of the active cells, but with half the lattice constant and, crucially, offset. The offset breaks the symmetry in some lattice directions resulting in weak points where the device is more susceptible to avalanche breakdown.
  • SUMMARY OF THE INVENTION
  • [0004]
    According to the present invention, the interface can be rendered denser to improve the breakdown voltage by starting from a basic hexagonal lattice pattern derived from the hexagonal lattice pattern of the active cells of the active area.
  • [0005]
    The breakdown voltage of the termination of a superjunction power semiconductor device having a semiconductor body of one conductivity, an active region formed in the semiconductor body, and a termination region having a transition region adjacent the active region can be improved by forming a termination region having a transition region adjacent the active region, the transition region including a plurality of columns of another conductivity in the semiconductor body, a cross-section taken normal to the longitudinal axes of the columns having a pattern in which one group of the columns are disposed at corners of a hexagon, one of the columns is disposed at the centroid of the hexagon, the columns at the corners and the column at the centroid forming a plurality of equilateral triangles, each triangle including the column at the centroid at one corner thereof, and two columns at the other corners thereof, and another group of the columns each being positioned equidistant from another two oppositely disposed columns at corners of an equilateral triangle.
  • [0006]
    In one embodiment, each column from the another group is positioned on a side of a respective equilateral triangle.
  • [0007]
    In another embodiment, each column from the another group is positioned at the centroid of a respective equilateral triangle.
  • [0008]
    A pattern may also be generated by combining the first embodiment and the second embodiment, whereby the another group of columns includes a first set of columns and a second set of columns, each column in the first set of columns positioned on a side of a respective equilateral triangle, and each column in the second set of columns disposed at the centroid of a respective equilateral triangle.
  • [0009]
    Alternatively, a pattern may be generated by repeating the first embodiment twice whereby the another group of columns includes a first set of columns and a second set of columns, each column in the first set of columns positioned on a side of a respective equilateral triangle forming a second equilateral triangle, and each column in the second set of columns disposed at a side of a respective second equilateral triangle.
  • [0010]
    Or, a pattern may be generated by repeating the second embodiment twice whereby the another group of columns includes a first set of columns and a second set of columns, each column in the first set of columns positioned at the centroid of a respective equilateral triangle each two forming a second equilateral triangle with a column of the hexagon, and each column in the second set of columns disposed at the centroid of a respective second equilateral triangle.
  • [0011]
    Thus, a power semiconductor device according to the present invention includes a semiconductor body of one conductivity, an active region formed in the semiconductor body, and a termination region having a transition region adjacent the active region that includes a plurality of columns of another conductivity formed in the semiconductor body, a cross-section of the columns taken normal to the longitudinal axes of the columns having a pattern in which one group of the columns are disposed at corners of a hexagon, one of the columns is disposed at the centroid of the hexagon, the columns at the corners and the column at the centroid forming a plurality of equilateral triangles, each triangle including the column at the centroid at one corner thereof, and two columns at the other corners thereof, and another group of the columns each being positioned equidistant from another two oppositely disposed columns at corners of an equilateral triangle.
  • [0012]
    In a first embodiment of the present invention, each column in the another group of columns is disposed on a side of a respective equilateral triangle.
  • [0013]
    In a second embodiment of the present invention, each column in the another group of columns is disposed at the centroid of a respective equilateral triangle.
  • [0014]
    The features of the first and the second embodiment can be combined such that the another group of columns includes a first set of columns and a second set of columns, each column in the first set of columns is disposed on a side of a respective equilateral triangle, and each column in the second set of columns is disposed at the centroid of a respective equilateral triangle.
  • [0015]
    Other features and advantages of the present invention will become apparent from the following description of the invention which refers to the accompanying drawings.
  • SUMMARY OF THE FIGURES
  • [0016]
    FIG. 1 illustrates schematically a top plan view of a device according to the prior art.
  • [0017]
    FIG. 2A illustrates an enlarged top plan view of section 2A in FIG. 1.
  • [0018]
    FIG. 2B illustrates a cross-sectional view along line 2B-2B in FIG. 2A viewed in the direction of the arrows.
  • [0019]
    FIG. 3A illustrates a portion of the transition region in the termination region of a device according to the first embodiment of the present invention.
  • [0020]
    FIG. 3B illustrates a portion of the transition region according to the first embodiment adjacent the active region of the device.
  • [0021]
    FIG. 4A illustrates a portion of the transition region in the termination region of a device according to the second embodiment of the present invention.
  • [0022]
    FIG. 4B illustrates a portion of the transition region according to the second embodiment adjacent the active region of the device.
  • [0023]
    FIG. 5A illustrates a portion of the transition region in the termination region of a device according to the third embodiment of the present invention.
  • [0024]
    FIG. 5B illustrates a portion of the transition region according to the third embodiment adjacent the active region of the device.
  • [0025]
    FIG. 6A illustrates a portion of the transition region in the termination region of a device according to the fourth embodiment of the present invention.
  • [0026]
    FIG. 6B illustrates a portion of the transition region according to the fourth embodiment adjacent the active region of the device.
  • [0027]
    FIG. 7A illustrates a portion of the transition region in the termination region of a device according to the fifth embodiment of the present invention.
  • [0028]
    FIG. 7B illustrates a portion of the transition region according to the fifth embodiment adjacent the active region of the device.
  • DETAILED DESCRIPTION OF THE FIGURES
  • [0029]
    Referring to FIG. 1, a typical power semiconductor MOSFET having a superjunction arrangement includes active region 10, and a termination region 12 adjacent active region 10. Both active region 10 and termination region 12 are formed in a semiconductor body of one conductivity (e.g. N-type). Termination region 12 includes a transition region 14 adjacent active region 10 and region 16 that is comprised of a plurality of annular, continuous, and spaced rings of another conductivity, e.g. p-type, (sometimes referred to as a “race track” termination). Region 16 is disposed adjacent transition region 14 and the edges of the power device.
  • [0030]
    Referring now to FIG. 2A, transition region 14 includes a plurality of columns 18 of another conductivity (e.g. P-type), opposite to the one conductivity of semiconductor body 20, in which columns 18 are formed. Note that columns 18 are usually about the same width and extend to about the same depth. Note that FIG. 2A illustrates a cross-section normal to the vertical axes of columns 18 as formed in semiconductor body 20. As illustrated, columns 18 are arranged such that a column is disposed at a respective corner of a hexagon, while one column 18 is disposed at the centroid of the hexagon. One such hexagonal pattern is identified for illustrative purposes by connecting lines 22, which should not be understood to represent any physical structural feature in the device. Note that, each hexagon can be divided into six equilateral triangles each having a column at a corner thereof, at least one of which is a column 18 at the centroid of the hexagon.
  • [0031]
    In a device according to the present invention transition region 14 is modified to have columns arranged in a pattern according to one of the embodiments described below. A device according to the preferred embodiment will include an active region 10, and region 16 as described above.
  • [0032]
    FIG. 3A illustrates the result of a transformation (hereafter A transformation) to generate a pattern of columns 18, 18′ according to the first embodiment of the present invention. According to the first embodiment, the location for each column 18′ is selected to be equidistant from at least two columns 18 at the end of each side of an equilateral triangle having column 18 at the centroid of a hexagon at one corner thereof. Thus, in a device according to the first embodiment of the present invention, a column 18′ of another conductivity is disposed on a side of each equilateral triangle equidistant from columns 18 at the respective ends of the side. As a result, each triangle would include three columns 18 at a respective corner thereof, and three columns 18′ each on a respective side thereof. Note that columns 18′ may be the same width, the same depth of, and the same resistivity as columns 18.
  • [0033]
    FIG. 3B illustrates a portion of transition region 14 patterned according to transition A alongside of active region 10 of a device according to the present invention. Note that because a device according to the present invention is a superjunction device active region 10 thereof may also include columns 24 of the another conductivity formed in semiconductor body of the one conductivity. Columns 24 are in substantial charge balance as is well known to result in a superjunction arrangement. Also, note that columns 24 may be wider, and in some cases deeper than columns 18, 18′ in transition region 14.
  • [0034]
    Referring now to FIG. 4A, in a transformation (hereafter transformation B) according to the second embodiment of the present invention columns 18′ of the another conductivity are disposed at the centroid of each equilateral triangle that forms the basic hexagon pattern described above.
  • [0035]
    Each column 18′ due to its position is equidistant from all three columns 18 at the corners of the triangle. Thus, in each embodiment columns 18′ is equidistant at least from two columns 18 at the corners of an equilateral triangle. FIG. 4B illustrates the pattern of columns 18, 18′ in transition region 14 obtained according to the second embodiment adjacent active region 10 of a device according to the present invention.
  • [0036]
    Referring now to FIG. 5A, according to the third embodiment of the present invention transformation A can be repeated on a pattern according to the first embodiment by disposing columns 18″ on a side of an equilateral triangle resulting from the disposition of columns 18′, and/or an equilateral triangle resulting from two columns 18′ and a column 18. Note that each column 18″ is located equidistant from the columns at the end of the side on which it is disposed. Thus, a transformation (hereafter transformation AA) can be obtained in which transformation A is repeated to obtain a pattern according to the third embodiment of the present invention. FIG. 5B illustrates a pattern according to third embodiment adjacent active region 10 in a device according to the present invention.
  • [0037]
    Referring now to FIG. 6A, according to the fourth embodiment of the present invention transformation B can be repeated on a pattern according to the second embodiment by disposing a column 18″ at the centroid of an equilateral triangle resulting from the disposition of columns 18′ and 18. Thus a transformation (hereafter transformation BB) can be obtained which results in a pattern according to the fourth embodiment of the present invention.
  • [0038]
    FIG. 6 b illustrates a pattern of columns obtained according to transformation BB adjacent active region 10 of a device according to the present invention.
  • [0039]
    Referring now to FIG. 7A, according to the fifth embodiment of the present invention transformation B can be applied to a pattern according to the first embodiment (transformation A) by disposing a column 18″ at the centroid of each equilateral triangle resulting from the disposition of columns 18′ according to transformation A. Thus, a new transformation (hereafter BA) can be obtained which can generate a pattern of columns according to the fifth embodiment of the present invention. Note that, because of symmetry, transformation A can be applied to a pattern obtained by transformation B (second embodiment) to obtain a pattern according to the fifth embodiment of the present invention.
  • [0040]
    FIG. 7B illustrates a pattern according to the fifth embodiment adjacent active region 10 in a device according to the present invention.
  • [0041]
    Note that in each embodiment the columns in the transition region are preferably of the same width, the same depth, and the same resistivity.
  • [0042]
    According to the present invention, the density of the columns in the transition region can be increased while the size (e.g. the width) thereof can be decreased resulting in an increase in the breakdown voltage. The decrease in the size of the columns in the transition region can conserve the total area (and hence charge) of the columns. For example, in the A transformation, there are four times as many columns 18,18′ in the same area, so the diameter of columns can be half that of the columns in the active area. As an added advantage, the interface can be modeled to maximize the breakdown voltage by adding or removing columns 18, 18′ of the denser lattice.
  • [0043]
    Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US6040600 *Aug 11, 1997Mar 21, 2000Mitsubishi Denki Kabushiki KaishaTrenched high breakdown voltage semiconductor device
US6353252 *Jul 28, 2000Mar 5, 2002Kabushiki Kaisha ToshibaHigh breakdown voltage semiconductor device having trenched film connected to electrodes
US6410956 *Jan 7, 2000Jun 25, 2002Advanced Micro Devices, Inc.Method and system for using a spacer to offset implant damage and reduce lateral diffusion in flash memory devices
US6441455 *Mar 6, 1997Aug 27, 2002International Rectifier CorporationLow dosage field rings for high voltage semiconductor device
US6498368 *Dec 11, 2000Dec 24, 2002Hitachi, Ltd.Power semiconductor device
US6509240 *May 10, 2001Jan 21, 2003International Rectifier CorporationAngle implant process for cellular deep trench sidewall doping
US6605862 *Feb 7, 2002Aug 12, 2003Koninklijke Philips Electronics N.V.Trench semiconductor devices
US6621122 *Jul 3, 2002Sep 16, 2003International Rectifier CorporationTermination structure for superjunction device
US6674126 *Feb 11, 2002Jan 6, 2004Fuji Electric Co., Ltd.Semiconductor device
US6683347 *Jul 7, 1999Jan 27, 2004Fuji Electric Co., Ltd.Semiconductor device with alternating conductivity type layer and method of manufacturing the same
US6700141 *Oct 17, 2001Mar 2, 2004Fuji Electric Co., Ltd.Semiconductor device
US6713813 *Jan 30, 2001Mar 30, 2004Fairchild Semiconductor CorporationField effect transistor having a lateral depletion structure
US6740831 *Sep 18, 2001May 25, 2004Maschinenfabrik Reinhausen GmbhMechanical switching contact
US6740931 *Apr 17, 2003May 25, 2004Kabushiki Kaisha ToshibaSemiconductor device
US6762455 *Mar 11, 2002Jul 13, 2004Infineon Technologies AgSemiconductor component for high reverse voltages in conjunction with a low on resistance and method for fabricating a semiconductor component
US6764906 *Dec 12, 2002Jul 20, 2004Siliconix IncorporatedMethod for making trench mosfet having implanted drain-drift region
US6764908 *Jun 19, 2002Jul 20, 2004Advanced Micro Devices, Inc.Narrow width CMOS devices fabricated on strained lattice semiconductor substrates with maximized NMOS and PMOS drive currents
US6768170 *Mar 6, 2003Jul 27, 2004International Rectifier CorporationSuperjunction device with improved avalanche capability and breakdown voltage
US6805862 *Jun 7, 1995Oct 19, 2004Sloan-Kattering Institute For Cancer ResearchAnti-idiotypic antibody which induces an immune response against a glycosphingolipid and use thereof
US6828609 *Jun 6, 2003Dec 7, 2004Infineon Technologies AgHigh-voltage semiconductor component
US6844600 *Sep 3, 1998Jan 18, 2005Micron Technology, Inc.ESD/EOS protection structure for integrated circuit devices
US6849900 *Jun 27, 2003Feb 1, 2005Kabushiki Kaisha ToshibaSemiconductor device
US6883347 *Sep 23, 2003Apr 26, 2005Zahid Hussain AyubEnd bonnets for shell and tube DX evaporator
US6979862 *Jan 20, 2004Dec 27, 2005International Rectifier CorporationTrench MOSFET superjunction structure and method to manufacture
US7166890 *Oct 19, 2004Jan 23, 2007Srikant SridevanSuperjunction device with improved ruggedness
US7492003 *Jan 24, 2007Feb 17, 2009Siliconix Technology C. V.Superjunction power semiconductor device
US20010052601 *May 1, 2001Dec 20, 2001Yasuhiko OnishiSemiconductor device
US20020063281 *Oct 22, 2001May 30, 2002Jenoe TihanylVertical field-effect transistor with compensation zones and terminals at one side of a semiconductor body
US20030176031 *Jan 30, 2003Sep 18, 2003Yasuhiko OnishiSemiconductor device
US20040150040 *Jan 28, 2002Aug 5, 2004Tetsuya NittaSemiconductor device
US20040245570 *Apr 28, 2004Dec 9, 2004Nec Electronics CorporationSemiconductor device, and production method for manufacturing such semiconductor device
US20050082570 *Oct 19, 2004Apr 21, 2005Srikant SridevanSuperjunction device with improved ruggedness
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7767500Oct 26, 2006Aug 3, 2010Siliconix Technology C. V.Superjunction device with improved ruggedness
US7834376Mar 6, 2006Nov 16, 2010Siliconix Technology C. V.Power semiconductor switch
US8368165Oct 16, 2006Feb 5, 2013Siliconix Technology C. V.Silicon carbide Schottky diode
US8633561Feb 9, 2010Jan 21, 2014Siliconix Technology C. V.Termination for a superjunction device
US9412880Oct 12, 2010Aug 9, 2016Vishay-SiliconixSchottky diode with improved surge capability
US9419092Mar 1, 2006Aug 16, 2016Vishay-SiliconixTermination for SiC trench devices
US9472403Nov 15, 2010Oct 18, 2016Siliconix Technology C.V.Power semiconductor switch with plurality of trenches
US9478441Aug 3, 2010Oct 25, 2016Siliconix Technology C. V.Method for forming a superjunction device with improved ruggedness
US9496420Jul 31, 2007Nov 15, 2016Vishay-SiliconixMolybdenum barrier metal for SiC Schottky diode and process of manufacture
US9496421Jul 1, 2008Nov 15, 2016Siliconix Technology C.V.Solderable top metal for silicon carbide semiconductor devices
US9627552Jul 31, 2007Apr 18, 2017Vishay-SiliconixMolybdenum barrier metal for SiC Schottky diode and process of manufacture
US9627553Feb 5, 2013Apr 18, 2017Siliconix Technology C.V.Silicon carbide schottky diode
US20060197105 *Mar 6, 2006Sep 7, 2006Rossano CartaPower semiconductor switch
US20060214242 *Mar 1, 2006Sep 28, 2006International Rectifier CorporationTermination for SiC trench devices
US20070048909 *Oct 26, 2006Mar 1, 2007International Rectifier CorporationSuperjunction device with improved ruggedness
US20070090481 *Oct 16, 2006Apr 26, 2007International Rectifier CorporationSilicon carbide schottky diode
US20080237608 *Jul 31, 2007Oct 2, 2008Giovanni RichieriMolybdenum barrier metal for SiC Schottky diode and process of manufacture
US20100230775 *Feb 9, 2010Sep 16, 2010International Rectifier Corp.Termination for a superjunction device
CN101931007A *Jun 18, 2010Dec 29, 2010富士电机系统株式会社半导体装置
CN102169836A *Feb 15, 2011Aug 31, 2011万国半导体股份有限公司Corner layout for superjunction device
CN103828054A *Sep 4, 2012May 28, 2014株式会社电装Semiconductor device
Classifications
U.S. Classification257/499, 257/E29.026, 257/E29.027
International ClassificationH01L29/00
Cooperative ClassificationH01L29/0696, H01L29/0692, H01L29/0634
European ClassificationH01L29/06B2B3R2
Legal Events
DateCodeEventDescription
May 31, 2007ASAssignment
Owner name: INTERNATIONAL RECTIFIER CORP., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUSAIN, ALI;SRIDEVAN, SRIKANT;REEL/FRAME:019362/0218;SIGNING DATES FROM 20070124 TO 20070528
Owner name: INTERNATIONAL RECTIFIER CORP.,CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUSAIN, ALI;SRIDEVAN, SRIKANT;SIGNING DATES FROM 20070124 TO 20070528;REEL/FRAME:019362/0218
Aug 1, 2007ASAssignment
Owner name: SILICONIX TECHNOLOGY C. V., SINGAPORE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:019658/0714
Effective date: 20070418
Owner name: SILICONIX TECHNOLOGY C. V.,SINGAPORE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:019658/0714
Effective date: 20070418
Aug 1, 2013FPAYFee payment
Year of fee payment: 4
Aug 1, 2017FPAYFee payment
Year of fee payment: 8