US20070222486A1 - Driver circuit connected to pulse shaping circuitry - Google Patents
Driver circuit connected to pulse shaping circuitry Download PDFInfo
- Publication number
- US20070222486A1 US20070222486A1 US11/745,252 US74525207A US2007222486A1 US 20070222486 A1 US20070222486 A1 US 20070222486A1 US 74525207 A US74525207 A US 74525207A US 2007222486 A1 US2007222486 A1 US 2007222486A1
- Authority
- US
- United States
- Prior art keywords
- nfet
- pfet
- voltage
- source
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
- H03K17/081—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
- H03K17/0812—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the control circuit
- H03K17/08122—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the control circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
Definitions
- the present invention relates generally to driver circuits and, more particularly, to a driver circuit including first and second opposite conductivity type transistors which are prevented from conducting simultaneously during a transition between first and second voltage levels by pulse shaping circuitry, and to a method of operating same.
- driver circuit that is frequently employed, particularly on integrated circuit chips, includes first and second opposite conductivity type transistors, each including a control electrode and a path which is switched on and off between a pair of further electrodes. Each path is switched on and off in response to a voltage applied to the control electrode of the particular transistor being on opposite sides of a threshold.
- the paths of the first and second transistors are connected in series across terminals of a DC power supply. An output terminal between the series connected paths drives a load.
- the transistors are opposite conductivity type metal oxide semiconductor field effect transistors (MOSFETs), wherein the control electrodes are gate electrodes and the further electrodes are source and drain electrodes.
- MOSFETs metal oxide semiconductor field effect transistors
- Such a driver includes a positive channel field effect transistor (PFET) and a negative channel field effect transistor (NFET).
- PFET positive channel field effect transistor
- NFET negative channel field effect transistor
- the switched path between the source and drain electrodes of each field effect transistor (FET) is frequently referred to as a source drain path and the source drain paths of the PFET and NFET are connected in series across opposite polarity terminals of the power supply.
- the typical integrated circuit chip includes many such drivers that are responsive to bilevel sources having positive and negative going transitions between first and second voltage levels that are usually approximately equal to the voltages at the power supply terminals.
- the bilevel sources can be either data or clock sources.
- the PFET and NFET are respectively on and off, while the NFET and PFET are respectively on and off in response to the bilevel source being at the second (high) voltage level.
- a relatively high impedance is provided by the source drain path of the NFET or PFET which is off so that substantial current does not flow through both the PFET and NFET of the driver while the bilevel source is at the first and second voltage levels.
- the PFET and NFET should not be on at the same time during the transitions.
- FIG. 1 is a circuit diagram of a preferred embodiment of the present invention.
- FIG. 2 includes a series of waveforms helpful in describing the operation of the circuit of FIG. 1 .
- driver circuit 10 is illustrated as being connected between bilevel voltage source 12 and load 14 .
- Driver circuit 10 , source 12 and load 14 are complementary metal oxide semiconductor (CMOS) circuits on an integrated circuit chip having a positive DC power supply terminal 16 , at a potential of +1.0Vdd, and a negative DC power supply terminal 18 , at ground potential, i.e., 0Vdd.
- CMOS complementary metal oxide semiconductor
- the bilevel output of voltage source 12 which can be either a data or clock source, typically switches between potentials of 1.0Vdd and 0Vdd, and has positive and negative going short duration transitions between these potentials.
- Load 14 typically other circuitry on the integrated circuit and/or off chip circuitry, is subject to substantial variations, depending upon the number of circuits in load 14 which are activated at a particular time.
- Driver circuit 10 includes inverters 20 and 22 , connected to be driven in parallel by the output of source 12 .
- Driver circuit 10 also comprises output stage 24 , including output terminal 26 which is connected in a DC circuit to drive load 14 .
- Output stage 24 is connected to be responsive to output voltages of inverters 20 and 22 via DC circuits 28 and 30 which respectively include switched voltage controlled shunt capacitors 32 and 34 .
- Inverter 20 includes complementary transistors in the form of PFET 36 and NFET 38 having gate electrodes connected to be driven in parallel by the bilevel output of source 12 at terminal 39 and source drain paths which are switched on and off in a complementary manner by the voltage applied to the gate electrodes of the PFET and NFET.
- the source drain paths of PFET 36 and NFET 38 are connected in series with each other and across DC power supply terminals 16 and 18 .
- a resistive impedance, i.e., resistor 40 is connected in series with the source drain paths of PFET 36 and NFET 38 , between the drains of the PFET and NFET of inverter 20 .
- resistor 40 as a resistive impedance, is advantageous because it (1) enables a lower resistance to be achieved and (2) provides better resistance value stability with regard to variations of integrated circuit temperature and power supply voltage, and integrated circuit manufacturing.
- a first end of DC circuit 28 is connected to a common terminal at one side of resistor 40 and the drain electrode of PFET 36 .
- Inverter 22 is similar to inverter 20 , in that inverter 22 includes PFET 42 and NFET 44 and a resistive impedance in the form of resistor 46 .
- the gate electrodes of PFET 42 and NFET 44 are connected to be driven in parallel by the output voltage of source 12 at terminal 39 and the source drain paths of PFET 42 and NFET 44 are connected in series with each other and a resistive impedance, i.e., resistor 46 .
- resistor 46 resistive impedance
- inverter 22 differs from inverter 20 because the common terminal of resistor 46 and the drain of NFET 44 are connected to a first end of DC circuit 30 .
- Inverters 20 and 22 thus can be considered as switching circuits for selectively supplying, to the output terminals thereof, voltages substantially equal to the power supply voltages 1.0Vdd and 0Vdd.
- Output stage 24 includes PFET 48 and NFET 50 having source drain paths connected in series with each other across DC power supply terminals 16 and 18 .
- the drain electrodes of PFET 48 and NFET 50 have a common connection to output terminal 26 which is connected to load 14 .
- PFET 48 and NFET 50 have gate electrodes respectively connected to the second ends of DC circuits 28 and 30 .
- the gate electrodes of PFET 48 and NFET 50 are respectively connected to first electrodes of shunt capacitors 32 and 34 .
- the second electrode of capacitor 32 is connected to ground DC power supply terminal 18
- the second electrode of capacitor 34 is connected to +Vdd power supply terminal 16 .
- PFET 48 and NFET 50 have thresholds such that (1) in response to the voltage applied to the gate electrode of PFET 48 being less than and greater than the threshold voltage of the PFET, the PFET source drain path is turned on and off, respectively, and (2) in response to the voltage applied to the gate electrode of NFET 48 being less than and greater than the threshold voltage of the NFET, the NFET source drain path is turned off and on, respectively.
- capacitors 32 and 34 respectively comprise NFET 52 and PFET 54 .
- One electrode of each of capacitors 32 and 34 respectively comprises the gate electrodes of NFET 52 and PFET 54 .
- the other electrode of each of capacitors 32 and 34 respectively comprises the source drain paths of NFET 52 and PFET 54 .
- the source and drain electrodes of NFET 52 are connected together and to ground terminal 18 , while the source and drain paths of PFET 54 are connected together and to +Vdd power supply terminal 16 .
- Each of NFET 52 and PFET 54 includes an insulator between the gate electrode and the source drain path thereof.
- the circuitry of FIG. 1 including the thresholds of PFET 48 and NFET 50 , is such that the source drain paths of PFET 48 and NFET 50 are never simultaneously on. Consequently, crowbar current cannot flow between power supply terminals 16 and 18 through the source drain paths of PFET 48 and NFET 50 .
- the output voltage of source 12 is illustrated as having a 50-50 duty cycle, although it is to be understood that the output of source 12 can have any suitable duty cycle for a clock or data source.
- NFETs 38 and 44 are turned on and PFETs 36 and 42 are turned off. Consequently, a voltage approximately equal to the ground voltage at terminal 18 is supplied to the first end of DC circuit 28 (at the drain of PFET 36 ) through the low impedance, turned on source drain path of PFET 38 and resistor 40 . At the same time, the ground voltage at terminal 18 is supplied to the first, input end of DC circuit 30 (at the drain of NFET 44 ) through the low impedance, turned on source drain path of NFET 44 .
- inverters 20 and 22 apply low voltages, substantially equal to the voltage at ground terminal 18 , to the gate electrodes of PFET 48 and NFET 50 , causing the PFET and-NFET to be respectively turned on and off.
- there is virtually no voltage across the insulator of NFET 52 because the gate electrode thereof and the source drain path thereof are both substantially at ground potential, resulting in the voltage across capacitor 32 being zero.
- NFETs 38 and 44 are turned off and PFETs 36 and 42 are turned on. Consequently, the 1.0Vdd voltage at terminal 16 is supplied to the first, input end of DC circuit 28 (at the drain of PFET 36 ) through the low impedance, turned on source drain path of PFET 36 . At the same time, the 1.0Vdd voltage at terminal 16 is supplied to the first end of DC circuit 30 (at the drain of NFET 44 ) through resistor 46 and the low impedance, turned on source drain path of PFET 42 .
- inverters 20 and 22 apply high voltages, substantially equal to the 1.0Vdd voltage at power supply terminal 16 , to the gate electrodes of PFET 48 and NFET 50 , causing the PFET and NFET to be respectively turned off and on. Also, at this time there is virtually no voltage across the insulator of PFET 54 because the gate electrode thereof and the source drain path thereof are both substantially at 1.0Vdd, resulting in the voltage across capacitor 34 being zero.
- PFET 48 is turned on during intervals 64
- NFET 50 is turned on during intervals 66
- intervals 64 and 66 alternate with and are mutually exclusive of each other.
- PFET 36 rapidly goes from an off to an on condition while NFET 38 rapidly goes from an on to an off condition.
- the voltage at the drain of PFET 36 changes rapidly in the positive direction, so that the voltage applied to the gate of PFET 48 , indicated by waveform 69 , changes rapidly, as indicated by waveform portion 70 , from a value substantially equal to 0Vdd to a value substantially equal to 1.0Vdd.
- PFET 42 rapidly goes from an off condition to an on condition while NFET 44 rapidly goes from an on to an off condition. Because capacitor 34 is fully charged to 1.0Vdd at the beginning of the negative going transitions 68 the current flow through resistor 46 does not increase suddenly, but increases exponentially at a rate primarily determined by the resistance of resistor 46 and the finite capacitance of capacitor 34 . The exponential increase in the current through resistor 46 causes the voltage across capacitor 34 and between the gate and source of NFET 50 to increase exponentially, as indicated by portion 72 of waveform 74 , which represents the voltage across the gate and source of NFET 50 .
- NFET 50 remains off for a predetermined interval subsequent to negative going transition 68 .
- both PFET 48 and NFET 50 are off to prevent crowbar current from flowing through the source drain paths thereof between power supply terminals 16 and 18 .
- the NFET is turned on, as indicated by the positive going transition at the beginning of intervals 66 of waveform 63 , whereby current can flow between load 14 and NFET 50 during intervals 66 .
- PFET 48 In response to waveform portion 86 crossing the 0.67Vdd threshold, PFET 48 is turned on, as indicated by the positive going transitions of waveform 62 at the beginning of intervals 64 . The voltage across capacitor 32 continues to decrease exponentially until the voltage across capacitor 32 goes substantially to zero. The voltage across capacitor 32 and at the gate of PFET 48 reach a target value substantially equal to 0Vdd shortly before the next negative going transition 68 of waveform 60 . Operation continues in this matter.
Abstract
In one embodiment a circuit, comprises a first terminal coupled to a voltage source switchable between a first voltage level and a second voltage level, a driver comprising a first inverter, a second inverter, an output stage comprising a PFET and an NFET having source drain paths connected in series across opposite power supply terminals, the PFET and NFET each having a gate electrode that switches on and off in response to a voltage applied to the gate electrode being on opposite sides of a threshold, first pulse shaping circuitry coupled to the first inverter and the PFET and comprising a first resistor and a first capacitor, the first capacitor being connected across the gate electrode of the PFET and a first of the power supply terminals, the first capacitor comprising an NFET, and second pulse shaping circuitry coupled to the second inverter and the NFET and comprising a second resistor and a second capacitor, the second resistor being connected the gate electrode of the NFET and a first of the power supply terminals, the first capacitor comprising an PFET.
Description
- This application is a continuation of commonly assigned and co-pending U.S. patent application Ser. No. 10/777,174, filed Feb. 13, 2004, which is a continuation of commonly assigned U.S. patent application Ser. No. 10/167,493, filed Jun. 13, 2002 the disclosures of which are incorporated by reference herein in their entirety.
- The present invention relates generally to driver circuits and, more particularly, to a driver circuit including first and second opposite conductivity type transistors which are prevented from conducting simultaneously during a transition between first and second voltage levels by pulse shaping circuitry, and to a method of operating same.
- One type of driver circuit that is frequently employed, particularly on integrated circuit chips, includes first and second opposite conductivity type transistors, each including a control electrode and a path which is switched on and off between a pair of further electrodes. Each path is switched on and off in response to a voltage applied to the control electrode of the particular transistor being on opposite sides of a threshold. The paths of the first and second transistors are connected in series across terminals of a DC power supply. An output terminal between the series connected paths drives a load.
- In a typical integrated circuit chip, the transistors are opposite conductivity type metal oxide semiconductor field effect transistors (MOSFETs), wherein the control electrodes are gate electrodes and the further electrodes are source and drain electrodes. Such a driver includes a positive channel field effect transistor (PFET) and a negative channel field effect transistor (NFET). The switched path between the source and drain electrodes of each field effect transistor (FET) is frequently referred to as a source drain path and the source drain paths of the PFET and NFET are connected in series across opposite polarity terminals of the power supply.
- The typical integrated circuit chip includes many such drivers that are responsive to bilevel sources having positive and negative going transitions between first and second voltage levels that are usually approximately equal to the voltages at the power supply terminals. The bilevel sources can be either data or clock sources. In response to the bilevel source being at the first (low) voltage level, the PFET and NFET are respectively on and off, while the NFET and PFET are respectively on and off in response to the bilevel source being at the second (high) voltage level. A relatively high impedance is provided by the source drain path of the NFET or PFET which is off so that substantial current does not flow through both the PFET and NFET of the driver while the bilevel source is at the first and second voltage levels. To minimize power consumption, the PFET and NFET should not be on at the same time during the transitions.
- Many of the drivers of the foregoing type on a typical integrated circuit chip are simultaneously responsive to the transitions. If many of the drivers of the foregoing type are simultaneously responsive to the transitions and if the PFET and NFET of each of these drivers were on at the same time during the transitions, a substantial amount of current, frequently referred to as crow bar current, would be drawn from the power supply. The current could be so great as to cause overheating of the integrated circuit chip and result in a substantial decrease in the voltage between the power supply terminals. Similar problems can also exist with bipolar drivers including PNP and NPN transistors having series connected emitter collector paths.
- In the past, one approach to resolving the problem has involved complicated circuitry which takes into account processing variables in making the integrated circuits, as well as changes that occur to the circuit elements as a result of power supply voltage and temperature variations of the integrated circuit chip carrying the circuitry. Another complicated approach has involved staging a number of field effect transistors. These complicated circuits occupy a significant amount of space on the integrated circuit chip and consume additional power, resulting in possible unnecessary heating of the chip.
- There is a prior art circuit wherein conventional capacitors are connected in negative feedback paths to the gates of opposite conductivity type field effect transistors having series connected source drain paths. One electrode of each capacitor is connected to an output terminal between the source drain paths, while the other electrode of each capacitor is connected to the gate electrode of one of the field effect transistors. A problem with this approach is that the voltage across each of the capacitors varies as a function of load variations. Hence, switching of the field effect transistors is a function of the load variations which can result in poor control. In this prior art circuit, both field effect transistors appear to be turned on simultaneously during a transition, resulting in substantial current flow. Another problem with this prior art circuit is that the capacitors are charged and discharged through source drain paths of additional field effect transistors, rather than through resistors.
-
FIG. 1 is a circuit diagram of a preferred embodiment of the present invention; and -
FIG. 2 includes a series of waveforms helpful in describing the operation of the circuit ofFIG. 1 . - Reference is now made to
FIG. 1 of the drawing whereindriver circuit 10 is illustrated as being connected betweenbilevel voltage source 12 andload 14.Driver circuit 10,source 12 andload 14 are complementary metal oxide semiconductor (CMOS) circuits on an integrated circuit chip having a positive DCpower supply terminal 16, at a potential of +1.0Vdd, and a negative DCpower supply terminal 18, at ground potential, i.e., 0Vdd. The bilevel output ofvoltage source 12, which can be either a data or clock source, typically switches between potentials of 1.0Vdd and 0Vdd, and has positive and negative going short duration transitions between these potentials.Load 14, typically other circuitry on the integrated circuit and/or off chip circuitry, is subject to substantial variations, depending upon the number of circuits inload 14 which are activated at a particular time. -
Driver circuit 10 includesinverters 20 and 22, connected to be driven in parallel by the output ofsource 12.Driver circuit 10 also comprisesoutput stage 24, includingoutput terminal 26 which is connected in a DC circuit to driveload 14.Output stage 24 is connected to be responsive to output voltages ofinverters 20 and 22 viaDC circuits shunt capacitors -
Inverter 20 includes complementary transistors in the form ofPFET 36 and NFET 38 having gate electrodes connected to be driven in parallel by the bilevel output ofsource 12 atterminal 39 and source drain paths which are switched on and off in a complementary manner by the voltage applied to the gate electrodes of the PFET and NFET. The source drain paths ofPFET 36 and NFET 38 are connected in series with each other and across DCpower supply terminals resistor 40, is connected in series with the source drain paths ofPFET 36 and NFET 38, between the drains of the PFET and NFET ofinverter 20. The use ofresistor 40 as a resistive impedance, is advantageous because it (1) enables a lower resistance to be achieved and (2) provides better resistance value stability with regard to variations of integrated circuit temperature and power supply voltage, and integrated circuit manufacturing. A first end ofDC circuit 28 is connected to a common terminal at one side ofresistor 40 and the drain electrode ofPFET 36. - Inverter 22 is similar to
inverter 20, in that inverter 22 includes PFET 42 and NFET 44 and a resistive impedance in the form ofresistor 46. The gate electrodes ofPFET 42 and NFET 44 are connected to be driven in parallel by the output voltage ofsource 12 atterminal 39 and the source drain paths ofPFET 42 and NFET 44 are connected in series with each other and a resistive impedance, i.e.,resistor 46. However, inverter 22 differs frominverter 20 because the common terminal ofresistor 46 and the drain of NFET 44 are connected to a first end ofDC circuit 30.Inverters 20 and 22 thus can be considered as switching circuits for selectively supplying, to the output terminals thereof, voltages substantially equal to the power supply voltages 1.0Vdd and 0Vdd. -
Output stage 24 includesPFET 48 and NFET 50 having source drain paths connected in series with each other across DCpower supply terminals PFET 48 and NFET 50 have a common connection tooutput terminal 26 which is connected to load 14.PFET 48 and NFET 50 have gate electrodes respectively connected to the second ends ofDC circuits PFET 48 and NFET 50 are respectively connected to first electrodes ofshunt capacitors capacitor 32 is connected to ground DCpower supply terminal 18, while the second electrode ofcapacitor 34 is connected to +Vddpower supply terminal 16. Because of the connections of the electrodes ofcapacitors PFET 48 and NFET 50 and to the constant voltages at thepower supply terminals load 14 draws fromoutput stage 24.PFET 48 andNFET 50 have thresholds such that (1) in response to the voltage applied to the gate electrode ofPFET 48 being less than and greater than the threshold voltage of the PFET, the PFET source drain path is turned on and off, respectively, and (2) in response to the voltage applied to the gate electrode ofNFET 48 being less than and greater than the threshold voltage of the NFET, the NFET source drain path is turned off and on, respectively. - In the preferred embodiment,
capacitors PFET 54. One electrode of each ofcapacitors PFET 54. The other electrode of each ofcapacitors PFET 54. The source and drain electrodes of NFET 52 are connected together and toground terminal 18, while the source and drain paths ofPFET 54 are connected together and to +Vddpower supply terminal 16. Each of NFET 52 andPFET 54 includes an insulator between the gate electrode and the source drain path thereof. - The circuitry of
FIG. 1 , including the thresholds ofPFET 48 and NFET 50, is such that the source drain paths ofPFET 48 and NFET 50 are never simultaneously on. Consequently, crowbar current cannot flow betweenpower supply terminals PFET 48 and NFET 50. - Reference is now made to
FIG. 2 of the drawing which is helpful in describing the operation of the circuit ofFIG. 1 . The output voltage ofsource 12, indicated bybilevel waveform 60, is illustrated as having a 50-50 duty cycle, although it is to be understood that the output ofsource 12 can have any suitable duty cycle for a clock or data source. - During the half cycles of
source 12 when the output voltage of the source has a value of 1.0Vdd,NFETs terminal 18 is supplied to the first end of DC circuit 28 (at the drain of PFET 36) through the low impedance, turned on source drain path ofPFET 38 andresistor 40. At the same time, the ground voltage atterminal 18 is supplied to the first, input end of DC circuit 30 (at the drain of NFET 44) through the low impedance, turned on source drain path ofNFET 44. Just before the end of the half cycles when the output voltage ofsource 12 has a value of 1.0Vdd,inverters 20 and 22 apply low voltages, substantially equal to the voltage atground terminal 18, to the gate electrodes ofPFET 48 andNFET 50, causing the PFET and-NFET to be respectively turned on and off. In addition, at this time there is virtually no voltage across the insulator of NFET 52 because the gate electrode thereof and the source drain path thereof are both substantially at ground potential, resulting in the voltage acrosscapacitor 32 being zero. In contrast, because (1) NFET 44 is turned on, causing the input ofDC path 30 to be substantially at ground, i.e., 0Vdd, and (2) the source drain path ofPFET 54 is at 1.0Vdd, there is a voltage substantially equal to 1.0Vdd across the insulator ofPFET 54 that comprisescapacitor 34. - During the half cycles of
source 12 when the output voltage of the source has a value of 0Vdd,NFETs terminal 16 is supplied to the first, input end of DC circuit 28 (at the drain of PFET 36) through the low impedance, turned on source drain path ofPFET 36. At the same time, the 1.0Vdd voltage atterminal 16 is supplied to the first end of DC circuit 30 (at the drain of NFET 44) throughresistor 46 and the low impedance, turned on source drain path ofPFET 42. Just before the end of the half cycles when the output voltage ofsource 12 has a value of 0Vdd,inverters 20 and 22 apply high voltages, substantially equal to the 1.0Vdd voltage atpower supply terminal 16, to the gate electrodes ofPFET 48 andNFET 50, causing the PFET and NFET to be respectively turned off and on. Also, at this time there is virtually no voltage across the insulator ofPFET 54 because the gate electrode thereof and the source drain path thereof are both substantially at 1.0Vdd, resulting in the voltage acrosscapacitor 34 being zero. In contrast, because (1)PFET 36 is turned on, causing the input ofDC path 28 to be substantially at 1.0Vdd, and (2) the source drain path ofNFET 52 is at ground potential, there is a voltage substantially equal to 1.0Vdd across the insulator ofNFET 52, which has a finite capacitance value. - As indicated by
waveforms PFET 48 is turned on duringintervals 64, whileNFET 50 is turned on duringintervals 66;intervals - At the beginning of and during short duration negative going
transitions 68 of the voltage ofsource 12, from 1.0Vdd to 0Vdd, as indicated bywaveform 60,PFET 36 rapidly goes from an off to an on condition whileNFET 38 rapidly goes from an on to an off condition. In response totransitions 68, the voltage at the drain ofPFET 36, at the input ofDC circuit 28, changes rapidly in the positive direction, so that the voltage applied to the gate ofPFET 48, indicated bywaveform 69, changes rapidly, as indicated bywaveform portion 70, from a value substantially equal to 0Vdd to a value substantially equal to 1.0Vdd. This results inPFET 48 changing rapidly from an on condition to an off condition, as indicated by the negative going transitions at the ends ofintervals 64 ofwaveform 62, but has no immediate effect on the zero voltage across dischargedcapacitor 32. - At the beginning of and during the negative going
transitions 68,PFET 42 rapidly goes from an off condition to an on condition whileNFET 44 rapidly goes from an on to an off condition. Becausecapacitor 34 is fully charged to 1.0Vdd at the beginning of the negative goingtransitions 68 the current flow throughresistor 46 does not increase suddenly, but increases exponentially at a rate primarily determined by the resistance ofresistor 46 and the finite capacitance ofcapacitor 34. The exponential increase in the current throughresistor 46 causes the voltage acrosscapacitor 34 and between the gate and source of NFET 50 to increase exponentially, as indicated byportion 72 of waveform 74, which represents the voltage across the gate and source ofNFET 50. Duringportion 72, the voltage across the gate ofNFET 50 is less than the threshold of the NFET, which is assumed inFIG. 2 to be 0.33Vdd. Thus,NFET 50 remains off for a predetermined interval subsequent to negative goingtransition 68. During this predetermined interval, bothPFET 48 andNFET 50 are off to prevent crowbar current from flowing through the source drain paths thereof betweenpower supply terminals intervals 66 ofwaveform 63, whereby current can flow betweenload 14 andNFET 50 duringintervals 66. - As exponential current continues to flow through
capacitor 34 andresistor 46 while the voltage ofsource 12 equals 0Vdd, there is a gradual decrease in the slope of the voltage applied to the gate ofNFET 50, as indicated byportion 76 of waveform 74. To enable the target voltage of 1.0Vdd to be achieved, the resistance ofresistor 46 and capacitance ofcapacitor 34 and the duration of the half cycle ofsource 12 betweentransitions waveform 60 are properly selected. Waveform 74 reaches its target value of 1.0Vdd shortly before the occurrence of positive goingtransition 80 ofwaveform 60. - During the entire half cycle of
source 12 while the source is applying a voltage of 0Vdd todriver circuit 10 the voltage at the gate ofPFET 48 remains substantially at 1.0Vdd, as indicated byportion 82 ofwaveform 69. This is becausePFET 36 couples the 1.0Vdd voltage atterminal 16 to the gate ofPFET 48. - In response to positive going
transitions 80 ofwaveform 60, complementary operations occur indriver circuit 10 relative to the operations which occur in response to the negative going transitions 68. Hence, the current flowing throughresistor 46 suddenly decreases, as does the voltage at the gate ofNFET 50, as indicated by portion 84 of waveform 74. Thereby,NFET 50 suddenly goes from an on to an off state, as indicated by the negative transitions ofwaveform 63 at the end ofintervals 66. In response to the positive goingtransition 80, the voltage at the gate ofPFET 48 decreases exponentially as indicated by portion 86 ofwaveform 69.PFET 48 remains off until its threshold is crossed, which is assumed inFIG. 2 to be at 0.67Vdd. In response to waveform portion 86 crossing the 0.67Vdd threshold,PFET 48 is turned on, as indicated by the positive going transitions ofwaveform 62 at the beginning ofintervals 64. The voltage acrosscapacitor 32 continues to decrease exponentially until the voltage acrosscapacitor 32 goes substantially to zero. The voltage acrosscapacitor 32 and at the gate ofPFET 48 reach a target value substantially equal to 0Vdd shortly before the next negative goingtransition 68 ofwaveform 60. Operation continues in this matter. - While there has been described and illustrated a specific embodiment of the invention, it will be clear that variations in the details of the embodiment specifically illustrated and described may be made without departing from the true spirit and scope of the invention as defined in the appended claims. For example, the principles of the invention are applicable to bipolar transistors and discrete capacitors, although the use of FETs for the transition and capacitors is particularly advantageous for integrated circuits.
Claims (18)
1. A circuit, comprising:
a first terminal coupled to a voltage source switchable between a first voltage level and a second voltage level;
a driver comprising:
a first inverter;
a second inverter;
an output stage comprising a PFET and an NFET having source drain paths connected in series across opposite power supply terminals, the PFET and NFET each having a gate electrode that switches on and off in response to a voltage applied to the gate electrode being on opposite sides of a threshold;
first pulse shaping circuitry coupled to the first inverter and the PFET and comprising a first resistor and a first capacitor, the first capacitor being connected across the gate electrode of the PFET and a first of the power supply terminals, the first capacitor comprising an NFET; and
second pulse shaping circuitry coupled to the second inverter and the NFET and comprising a second resistor and a second capacitor, the second resistor being connected the gate electrode of the NFET and a first of the power supply terminals, the first capacitor comprising an PFET.
2. The circuit of claim 1 , wherein the first inverter comprises a PFET and an NFET having gate electrodes connected to be driven in parallel by the voltage at the first terminal and source drain paths which are switched on an off in a complementary manner in response to the voltage at the first terminal.
3. The circuit of claim 2 , wherein the PFET of the first inverter comprises a source drain path coupled to a supply voltage and the NFET of the first inverter comprises a source drain path coupled to ground.
4. The circuit of claim 2 , wherein the first resistor is connected between the source drain path of the NFET of the first inverter and the output terminal of the first inverter.
5. The circuit of claim 1 , wherein the second inverter comprises a PFET and an NFET having gate electrodes connected to be driven in parallel by the voltage at the first terminal and source drain paths which are switched on an off in a complementary manner in response to the voltage at the first terminal.
6. The circuit of claim 5 , wherein the PFET of the second inverter comprises a source drain path coupled to a supply voltage and the NFET of the first inverter comprises a source drain path coupled to ground.
7. The circuit of claim 5 , wherein the first resistor is connected between the source drain path of the NFET of the first inverter and the output terminal of the first inverter.
8. The circuit of claim 1 wherein the first and second capacitors respectively include an NFET and a PFET.
9. The circuit of claim 1 wherein the voltage source cycles between a high voltage level and a ground voltage level.
10. The circuit of claim 9 , wherein, in response to a transition of the voltage source between a ground level and a high voltage level, the PFET of the output stage is activated and the NFET of the output stage is deactivated.
11. The circuit of claim 10 , wherein, in response to a transition of the voltage source between a ground level and a high voltage level, the first pulse shaping circuit introduces a delay in the activation of the PFET of the output stage.
12. The circuit of claim 9 , wherein, in response to a transition of the voltage source between a high voltage level and a ground level, the NFET of the output stage is activated and the PFET of the output stage is deactivated.
13. The circuit of claim 10 , wherein, in response to a transition of the voltage source between a high voltage level and a ground level, the second pulse shaping circuit introduces a delay in the activation of the NFET of the output stage.
14. A method of operating a driver circuit responsive to a source voltage that cycles between a high voltage level and a ground level, the driver circuit comprising a PFET and an NFET, each including a control electrode and a source path controlled in response to a voltage applied to the control electrode, the source drain paths of the first and second transistors being connected in series across opposite power supply terminals, and an output terminal between the series connected paths, the method comprising:
during a transition of the voltage source between a ground level and a high voltage level, activating the PFET of the output stage and deactivating the NFET of the output stage, wherein activating the PFET of the output stage comprises delaying a threshold voltage value at the control electrode of the PFET; and
during a transition of the voltage source between a high voltage level and a ground level, activating the NFET of the output stage and deactivating the PFET of the output stage, wherein activating the NFET of the output stage comprises delaying a threshold voltage value at the control electrode of the NFET.
15. The method of claim 14 , wherein delaying a threshold voltage value at the control electrode of the PFET comprises charging a shunt capacitor coupled to the PFET.
16. The method of claim 15 , further comprising discharging the shunt capacitor coupled to the PFET during a time period when the source voltage is at a ground voltage level.
17. The method of claim 14 , wherein delaying a threshold voltage value at the control electrode of the NFET comprises charging a shunt capacitor coupled to the NFET.
18. The method of claim 17 , further comprising discharging the shunt capacitor coupled to the NFET during a time period when the source voltage is at a high voltage level.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/745,252 US20070222486A1 (en) | 2002-06-13 | 2007-05-07 | Driver circuit connected to pulse shaping circuitry |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/167,493 US6753708B2 (en) | 2002-06-13 | 2002-06-13 | Driver circuit connected to pulse shaping circuitry and method of operating same |
US10/777,174 US7239185B2 (en) | 2002-06-13 | 2004-02-13 | Driver circuit connected to pulse shaping circuitry |
US11/745,252 US20070222486A1 (en) | 2002-06-13 | 2007-05-07 | Driver circuit connected to pulse shaping circuitry |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/777,174 Continuation US7239185B2 (en) | 2002-06-13 | 2004-02-13 | Driver circuit connected to pulse shaping circuitry |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070222486A1 true US20070222486A1 (en) | 2007-09-27 |
Family
ID=29732208
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/167,493 Expired - Fee Related US6753708B2 (en) | 2002-06-13 | 2002-06-13 | Driver circuit connected to pulse shaping circuitry and method of operating same |
US10/777,902 Abandoned US20040169973A1 (en) | 2002-06-13 | 2004-02-13 | Driver circuit connected to a switched capacitor and method of operating same |
US10/777,174 Expired - Lifetime US7239185B2 (en) | 2002-06-13 | 2004-02-13 | Driver circuit connected to pulse shaping circuitry |
US11/745,252 Abandoned US20070222486A1 (en) | 2002-06-13 | 2007-05-07 | Driver circuit connected to pulse shaping circuitry |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/167,493 Expired - Fee Related US6753708B2 (en) | 2002-06-13 | 2002-06-13 | Driver circuit connected to pulse shaping circuitry and method of operating same |
US10/777,902 Abandoned US20040169973A1 (en) | 2002-06-13 | 2004-02-13 | Driver circuit connected to a switched capacitor and method of operating same |
US10/777,174 Expired - Lifetime US7239185B2 (en) | 2002-06-13 | 2004-02-13 | Driver circuit connected to pulse shaping circuitry |
Country Status (2)
Country | Link |
---|---|
US (4) | US6753708B2 (en) |
FR (1) | FR2844404A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080129349A1 (en) * | 2006-12-05 | 2008-06-05 | Integrated Device Technology, Inc. | Output Slew Rate Control In Low Voltage Differential Signal (LVDS) Driver |
US9722829B2 (en) | 2013-11-19 | 2017-08-01 | Samsung Electronics Co., Ltd. | Pulse shaping circuit for improving spectrum efficiency and on-off keying (OOK) transmitter including pulse shaping circuit |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002023717A2 (en) * | 2000-09-11 | 2002-03-21 | Broadcom Corporation | Linear buffer |
DE10239813B4 (en) * | 2002-08-29 | 2005-09-29 | Advanced Micro Devices, Inc., Sunnyvale | Electronic circuit with improved current stabilization |
US7551909B1 (en) * | 2002-08-29 | 2009-06-23 | Silicon Image, Inc. | CMOS transceiver with dual current path VCO |
CN100389373C (en) * | 2004-12-25 | 2008-05-21 | 鸿富锦精密工业(深圳)有限公司 | Circuit for generating source voltage |
JP2006203748A (en) * | 2005-01-24 | 2006-08-03 | Sanyo Electric Co Ltd | Drive circuit |
JP4971699B2 (en) * | 2006-06-26 | 2012-07-11 | ルネサスエレクトロニクス株式会社 | Delay circuit |
US7719141B2 (en) * | 2006-11-16 | 2010-05-18 | Star Rf, Inc. | Electronic switch network |
JP2008193144A (en) * | 2007-01-31 | 2008-08-21 | Mitsumi Electric Co Ltd | Thermal head driving circuit |
US9693826B2 (en) | 2008-02-28 | 2017-07-04 | Biolitec Unternehmensbeteiligungs Ii Ag | Endoluminal laser ablation device and method for treating veins |
US8026745B2 (en) * | 2009-03-16 | 2011-09-27 | Apple Inc. | Input/output driver with controlled transistor voltages |
US9628080B2 (en) | 2012-06-29 | 2017-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voltage generating circuits based on a power-on control signal |
US9806611B2 (en) | 2012-06-29 | 2017-10-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voltage generating circuits based on a power-on control signal |
US8624652B1 (en) * | 2012-07-02 | 2014-01-07 | Sandisk Technologies Inc. | Accurate low-power delay circuit |
JP2015162753A (en) * | 2014-02-26 | 2015-09-07 | ソニー株式会社 | Circuit, transceiver communication system |
US9906213B2 (en) | 2015-11-06 | 2018-02-27 | Globalfoundries Inc. | Reducing thermal runaway in inverter devices |
US10050612B1 (en) * | 2017-04-06 | 2018-08-14 | Texas Instruments Incorporated | Resistor-capacitor (RC) delay circuit with a precharge mode |
US10291213B2 (en) * | 2017-10-13 | 2019-05-14 | Shenzhen GOODIX Technology Co., Ltd. | Feedback-controlled current-shaped output of digital signals for reducing magnetic coupling |
US10784768B2 (en) * | 2018-02-09 | 2020-09-22 | Delta Electronics, Inc. | Conversion circuit and conversion circuitry |
US10734882B2 (en) | 2018-02-09 | 2020-08-04 | Delta Electronics, Inc. | Conversion circuit |
US11309887B2 (en) | 2018-02-09 | 2022-04-19 | Delta Electronics, Inc. | Conversion circuit |
US10784770B2 (en) | 2018-02-09 | 2020-09-22 | Delta Electronics, Inc. | Conversion circuit |
US11264984B2 (en) * | 2019-09-05 | 2022-03-01 | Psemi Corporation | Single supply RF switch driver |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5479132A (en) * | 1994-06-06 | 1995-12-26 | Ramtron International Corporation | Noise and glitch suppressing filter with feedback |
US5694065A (en) * | 1994-08-16 | 1997-12-02 | Burr-Brown Corporation | Switching control circuitry for low noise CMOS inverter |
US6218893B1 (en) * | 1998-02-19 | 2001-04-17 | Oki Electric Industry Co., Ltd. | Power circuit and clock signal detection circuit |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US569065A (en) * | 1896-10-06 | Joseph t | ||
US3356858A (en) * | 1963-06-18 | 1967-12-05 | Fairchild Camera Instr Co | Low stand-by power complementary field effect circuitry |
JPS56100514A (en) * | 1980-01-16 | 1981-08-12 | Nec Corp | Delay circuit |
US4430587A (en) | 1982-01-13 | 1984-02-07 | Rockwell International Corporation | MOS Fixed delay circuit |
JPS6153759A (en) | 1984-08-23 | 1986-03-17 | Fujitsu Ltd | Substrate bias generator |
US4622482A (en) | 1985-08-30 | 1986-11-11 | Motorola, Inc. | Slew rate limited driver circuit which minimizes crossover distortion |
US4739189A (en) | 1985-09-06 | 1988-04-19 | Tektronix, Inc. | Rapid slewing filter |
JPS635553A (en) * | 1986-06-25 | 1988-01-11 | Fujitsu Ltd | Buffer circuit |
JPS63142719A (en) * | 1986-12-04 | 1988-06-15 | Mitsubishi Electric Corp | Complementary type mos integrated circuit with three states |
JPH0693613B2 (en) | 1987-01-16 | 1994-11-16 | 三菱電機株式会社 | MIS transistor circuit |
JP2685203B2 (en) | 1988-02-22 | 1997-12-03 | 富士通株式会社 | Delay circuit |
JP2573320B2 (en) * | 1988-07-11 | 1997-01-22 | 株式会社東芝 | Output buffer circuit |
US5068553A (en) * | 1988-10-31 | 1991-11-26 | Texas Instruments Incorporated | Delay stage with reduced Vdd dependence |
US5017807A (en) * | 1990-07-05 | 1991-05-21 | At&T Bell Laboratories | Output buffer having capacitive drive shunt for reduced noise |
US5041741A (en) * | 1990-09-14 | 1991-08-20 | Ncr Corporation | Transient immune input buffer |
JP2932722B2 (en) * | 1991-02-28 | 1999-08-09 | 日本電気株式会社 | Current drive circuit |
KR940005004B1 (en) | 1991-03-21 | 1994-06-09 | 삼성전자 주식회사 | Signal delay circuit |
US5218239A (en) * | 1991-10-03 | 1993-06-08 | National Semiconductor Corporation | Selectable edge rate cmos output buffer circuit |
JP2759577B2 (en) * | 1992-05-14 | 1998-05-28 | 三菱電機株式会社 | Buffer circuit |
JP2951802B2 (en) * | 1992-08-07 | 1999-09-20 | シャープ株式会社 | Clock generation circuit |
US5280420A (en) * | 1992-10-02 | 1994-01-18 | National Semiconductor Corporation | Charge pump which operates on a low voltage power supply |
US5324999A (en) | 1992-10-27 | 1994-06-28 | Texas Instruments Incorporated | Input buffer with compensated low-pass filter network |
JP2925422B2 (en) * | 1993-03-12 | 1999-07-28 | 株式会社東芝 | Semiconductor integrated circuit |
EP0707758B1 (en) * | 1994-05-09 | 1999-08-04 | Koninklijke Philips Electronics N.V. | Integrated circuit comprising an output stage with a miller capacitor |
JP2655096B2 (en) * | 1994-09-29 | 1997-09-17 | 日本電気株式会社 | Output buffer circuit |
CA2224767A1 (en) | 1996-12-31 | 1998-06-30 | Huang Chaogang | Variable cmos vernier delay |
JP3338758B2 (en) | 1997-02-06 | 2002-10-28 | 日本電気株式会社 | Delay circuit |
JP3714762B2 (en) | 1997-03-19 | 2005-11-09 | 富士通株式会社 | Delay circuit and semiconductor memory device |
US6201752B1 (en) * | 1998-10-01 | 2001-03-13 | Texas Instruments Incorporated | Timing circuit for high voltage testing |
US6150862A (en) * | 1998-10-15 | 2000-11-21 | Intel Corporation | Stable delay buffer |
US6271699B1 (en) * | 1999-04-02 | 2001-08-07 | Motorola, Inc. | Driver circuit and method for controlling transition time of a signal |
JP4357698B2 (en) * | 1999-04-28 | 2009-11-04 | セイコーインスツル株式会社 | Reset circuit and power supply device |
FR2800214B1 (en) * | 1999-10-22 | 2001-12-28 | St Microelectronics Sa | CHARGE PUMP TYPE VOLTAGE LIFTING CIRCUIT |
JP2001144604A (en) * | 1999-11-16 | 2001-05-25 | Nec Corp | Cmos logic circuit |
US7019551B1 (en) * | 2001-12-27 | 2006-03-28 | Advanced Micro Devices, Inc. | Output buffer with slew rate control and a selection circuit |
-
2002
- 2002-06-13 US US10/167,493 patent/US6753708B2/en not_active Expired - Fee Related
-
2003
- 2003-06-11 FR FR0306982A patent/FR2844404A1/en active Pending
-
2004
- 2004-02-13 US US10/777,902 patent/US20040169973A1/en not_active Abandoned
- 2004-02-13 US US10/777,174 patent/US7239185B2/en not_active Expired - Lifetime
-
2007
- 2007-05-07 US US11/745,252 patent/US20070222486A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5479132A (en) * | 1994-06-06 | 1995-12-26 | Ramtron International Corporation | Noise and glitch suppressing filter with feedback |
US5694065A (en) * | 1994-08-16 | 1997-12-02 | Burr-Brown Corporation | Switching control circuitry for low noise CMOS inverter |
US6218893B1 (en) * | 1998-02-19 | 2001-04-17 | Oki Electric Industry Co., Ltd. | Power circuit and clock signal detection circuit |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080129349A1 (en) * | 2006-12-05 | 2008-06-05 | Integrated Device Technology, Inc. | Output Slew Rate Control In Low Voltage Differential Signal (LVDS) Driver |
US7843235B2 (en) * | 2006-12-05 | 2010-11-30 | Integrated Device Technology, Inc. | Output slew rate control in low voltage differential signal (LVDS) driver |
US9722829B2 (en) | 2013-11-19 | 2017-08-01 | Samsung Electronics Co., Ltd. | Pulse shaping circuit for improving spectrum efficiency and on-off keying (OOK) transmitter including pulse shaping circuit |
Also Published As
Publication number | Publication date |
---|---|
US20040169973A1 (en) | 2004-09-02 |
US6753708B2 (en) | 2004-06-22 |
US7239185B2 (en) | 2007-07-03 |
FR2844404A1 (en) | 2004-03-12 |
US20040160261A1 (en) | 2004-08-19 |
US20030231034A1 (en) | 2003-12-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070222486A1 (en) | Driver circuit connected to pulse shaping circuitry | |
US4829199A (en) | Driver circuit providing load and time adaptive current | |
EP0303341B1 (en) | Output buffer circuits | |
JP2922028B2 (en) | Output circuit of semiconductor integrated circuit | |
US20100141304A1 (en) | Drive circuit for power element | |
WO2006101139A1 (en) | Level shift circuit and power supply device | |
US20020097071A1 (en) | Output buffer with constant switching current | |
JPH07118635B2 (en) | Integrated circuit with input inverting device with dynamic hysteresis means | |
JP3116886B2 (en) | Piezo drive circuit | |
US6759880B2 (en) | Driver circuit connected to a switched capacitor and method of operating same | |
KR0132781B1 (en) | Integrated circuit comprising logic circuits at least one push-pull stage | |
US4779015A (en) | Low voltage swing CMOS receiver circuit | |
EP0281113B1 (en) | Semi-conductor buffer circuit | |
US4880998A (en) | Bipolar transistor and CMOS transistor logic circuit having improved discharge capabilities | |
US6326819B1 (en) | Current buffer for gate drive | |
US6917227B1 (en) | Efficient gate driver for power device | |
US20030132788A1 (en) | Output buffer circuit | |
US6833749B2 (en) | System and method for obtaining hysteresis through body substrate control | |
JP3089873B2 (en) | Output circuit | |
JPH0677804A (en) | Output circuit | |
JPH03232316A (en) | Cmos switch driver in which spike current is reduced | |
US5166544A (en) | Pseudo Darlington driver acts as Darlington during output slew, but has only 1 VBE drop when fully turned on | |
JPH07193484A (en) | Source end transmission line driver | |
JP2006157400A (en) | Driver circuit | |
US20030231038A1 (en) | Pulse shaping circuit and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |