Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20070260841 A1
Publication typeApplication
Application numberUS 11/381,349
Publication dateNov 8, 2007
Filing dateMay 2, 2006
Priority dateMay 2, 2006
Also published asEP2016497A2, EP2016497B1, EP2113923A1, EP2393086A2, EP2393086A3, EP2413327A1, EP2413328A1, US8028144, US8364926, US9256557, US20090157994, US20120159061, US20150089163, WO2007130921A2, WO2007130921A3
Publication number11381349, 381349, US 2007/0260841 A1, US 2007/260841 A1, US 20070260841 A1, US 20070260841A1, US 2007260841 A1, US 2007260841A1, US-A1-20070260841, US-A1-2007260841, US2007/0260841A1, US2007/260841A1, US20070260841 A1, US20070260841A1, US2007260841 A1, US2007260841A1
InventorsCraig Hampel, Frederick Ware
Original AssigneeHampel Craig E, Ware Frederick A
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Memory module with reduced access granularity
US 20070260841 A1
Abstract
A memory module having reduced access granularity. The memory module includes a substrate having signal lines thereon that form a control path and first and second data paths, and further includes first and second memory devices coupled in common to the control path and coupled respectively to the first and second data paths. The first and second memory devices include control circuitry to receive respective first and second memory access commands via the control path and to effect concurrent data transfer on the first and second data paths in response to the first and second memory access commands.
Images(7)
Previous page
Next page
Claims(35)
1. A memory module comprising:
a substrate having signal lines thereon that form a control path and first and second data paths; and
first and second memory devices coupled in common to the control path and coupled respectively to the first and second data paths, the first and second memory devices having control circuitry to receive respective first and second memory access commands via the control path and to effect concurrent data transfer on the first and second data paths in response to the first and second memory access commands.
2. The memory module of claim 1 wherein the first memory access command includes a first address value that indicates a storage location to be accessed within the first memory device, and the second memory access command includes a second address value that indicates a storage location to be accessed within the second memory device.
3. The memory module of claim 1 further comprising:
one or more memory devices that, together with the first memory device, constitute a first set of memory devices, each of the memory devices of the first set being coupled to respective signal lines of the first data path and coupled in common to the control path; and
one or more memory devices that, together with the second memory device, constitute a second set of memory devices, each of the memory devices of the second set being coupled to respective signal lines of the second data path and coupled in common to the control path.
4. The memory module of claim 1 wherein the control circuitry within the first and second memory devices to effect concurrent data transfer on the first and second data paths comprises transmit circuitry within the first memory device to transmit read data on the first data path during a first interval and transmit circuitry within the second memory device to transmit read data on the second data path during a second interval, the first and second intervals at least partly overlapping in time.
5. The memory module of claim 1 wherein the control circuitry within the first and second memory devices to effect concurrent data transfer on the first and second data paths comprises receive circuitry within the first memory device to receive write data via the first data path during a first interval and receive circuitry within the second memory device to receive write data via the second data path during a second interval, the first and second intervals at least partly overlapping in time.
6. The memory module of claim 1 wherein the control circuitry within the first and second memory devices to effect concurrent data transfer on the first and second data paths comprises transmit circuitry within the first memory device to transmit read data on the first data path during a first interval and receive circuitry within the second memory device to receive write data via the second data path during a second interval, the first and second intervals at least partly overlapping in time.
7. The memory module of claim 1 further comprising first and second chip-select lines coupled respectively to the first and second memory devices to enable the first and second memory devices to be independently selected.
8. The memory module of claim 7 wherein the first memory device includes sampling circuitry to sample the first memory access command in response to a first chip-select signal received via the first chip-select line, and the second memory device includes sampling circuitry to sample the second memory access command in response to a second chip-select signal received via the second chip-select line.
9. The memory module of claim 1 further comprising a chip-select line coupled in common to the first and second memory devices, and wherein the first memory device includes sampling circuitry to sample signals present on the control path at a first time relative to assertion of a chip-select signal on the chip-select line to receive the first memory access command, and wherein the second memory device includes sampling circuitry to sample signals present on the control path at a second time relative to assertion of the chip-select signal to receive the second memory access command.
10. The memory module of claim 9 wherein the sampling circuitry within each of the first and second memory devices includes a storage register to store a respective sample-latency value that indicates a number of cycles of a clock signal that are to transpire between assertion of the chip-select signal and sampling of signals on the control path.
11. The memory module of claim 10 wherein each of the first and second memory devices includes control circuitry to receive the respective sample-latency value and an associated register-write command from an external source and to load the sample-latency value into the storage register in response to the register-write command.
12. The memory module of claim 9 wherein each of the first and second memory devices includes first and second chip-select inputs and logic circuitry to assert a sample-enable signal at either the first time or the second time according to whether the chip-select signal is received at the first or second chip-select input, and wherein the chip-select line is coupled to the first chip-select input of the first memory device and to the second chip-select input of the second memory device.
13. The memory module of claim 1 further comprising a chip-select line coupled in common to the first and second memory devices, and wherein the first memory device includes sampling circuitry to sample signals present on the control path in response to a logic-high state of the chip-select line to receive the first memory access command, and wherein the second memory device includes sampling circuitry to sample signals present on the control path in response to a logic-low state of the chip-select line to receive the second memory access command.
14. The memory module of claim 13 wherein the sampling circuitry within each of the first and second memory devices includes a storage register to store a respective level-select value that indicates whether signals on the control path are to be sampled in response to a logic-high or logic-low state of chip-select line.
15. The memory module of claim 14 wherein each of the first and second memory devices includes control circuitry to receive the respective level-select value and an associated register-write command from an external source and to load the sample-latency value into the storage register in response to the register-write command.
16. The memory module of claim 13 wherein each of the first and second memory devices includes first and second chip-select inputs and logic circuitry to assert a sample-enable signal in response to either the logic-high state or the logic-low state of the chip-select line according to whether the chip-select line is coupled to the first or second chip-select input, and wherein the chip-select line is coupled to the first chip-select input of the first memory device and to the second chip-select input of the second memory device.
17. The memory module of claim 1 wherein the first memory device has an identification circuit to enable execution of memory access commands that include a first identifier value and the second memory device has an identification circuit to enable execution of memory access commands that include a second identifier value, and wherein the first and second memory access commands include the first and second identifier values, respectively.
18. The memory module of claim 17 wherein the identification circuit of the first memory device includes a storage register to store the first identifier value in response to a register-write instruction from an external device.
19. The memory module of claim 1 further comprising third and fourth memory devices coupled in common to the control path and coupled respectively to the first and second data paths, the third and fourth memory devices having control circuitry to receive respective third and fourth memory access commands via the control path and to effect concurrent data transfer on the first and second data paths in response to the third and fourth memory access commands during an interval in which the first and second memory devices are disabled from effecting data transfer on the first and second data paths.
20. The memory module of claim 19 wherein the substrate has distinct first and second surfaces and wherein the first and second memory devices are disposed on the first surface and the third and fourth memory devices are disposed on the second surface.
21. The memory module of claim 20 further comprising first and second sets of chip-select lines, each set including one or more constituent chip-select lines, the first set of chip-select lines being coupled to the first and second memory devices and the second set of chip-select lines being coupled to the third and fourth memory devices to enable the first and second memory devices to be selected independently of the third and fourth memory devices.
22. A method of operation within first and second memory devices that are disposed on a memory module and coupled to respective first and second data paths and to a common control path, the method comprising:
receiving, via the control path, a first memory access command within the first memory device and a second memory access command within the second memory device;
conveying first data between the first memory device and the first data path over a first interval and in response to the first memory access command; and
conveying second data between the second memory device and the second data path over a second interval and in response to the second memory access command, the first and second intervals at least partly overlapping in time.
23. The method of claim 22 wherein receiving first and second memory access commands comprises receiving first and second memory read commands, and wherein conveying the first data between the first memory device and the first data path comprises outputting first read data from the first memory device to the first data path in response to the first memory read command, and wherein conveying the second data between the second memory device and the second data path comprises outputting second read data from the second memory device to the second data path in response to the second memory read command.
24. The method of claim 22 wherein receiving first and second memory access commands comprises receiving first and second memory write commands, and wherein conveying the first data between the first memory device and the first data path comprises receiving first write data from the first data path into the first memory device in response to the first memory write command, and wherein conveying the second data between the second memory device and the second data path comprises receiving second write data from the second data path into the second memory device in response to the second memory write command.
25. The method of claim 22 wherein receiving first and second memory access commands comprises receiving a memory read command within the first memory device and a memory write command within the second memory device, and wherein conveying the first data between the first memory device and the first data path comprises outputting read data from the first memory device to the first data path in response to the memory read command, and wherein conveying the second data between the second memory device and the second data path comprises receiving write data from the second data path into the second memory device in response to the memory write command.
26. The method of claim 22 wherein receiving the first memory access command within the first memory device and the second memory access command within the second memory device comprises enabling respective receiver circuits within the first and second memory devices to sample signals present on the control path at respective, non-overlapping intervals.
27. The method of claim 26 wherein enabling respective receiver circuits within the first and second memory devices to sample signals present on the control path at respective, non-overlapping intervals comprises detecting assertion of a first chip-select signal at a first time at an input of the first memory device and detecting assertion of a second chip-select signal at a second time at an input of the second memory device.
28. The method of claim 27 wherein the first and second chip-select signals are conveyed to the first and second memory devices via independent chip-select lines.
29. The method of claim 27 wherein the first and second chip-select signals are conveyed to the first and second memory devices via a common chip-select line, and wherein detecting assertion of the first chip-select signal comprises detecting a logic-high state of the chip-select line and wherein detecting assertion of the second chip-select signal comprises detecting a logic-low state of the chip-select line.
30. The method of claim 29 wherein detecting assertion of the first chip-select signal comprises detecting either a logic-high state of the chip select line or a logic-low state of the chip-select line according to a level-select value stored in a configuration register within the first memory device.
31. The method of claim 26 wherein enabling respective receiver circuits within the first and second memory devices to sample signals present on the control path at respective, non-overlapping intervals comprises enabling a sampling circuit within the first memory device at a first time relative to assertion of a first chip-select signal and enabling a sampling circuit within the second memory device at a second time relative to assertion of the first chip-select signal.
32. The method of claim 31 wherein enabling the sampling circuit within the second memory device comprises enabling the sampling circuit within the second memory device to sample signals present on the control path at time that is delayed, relative to the first time, by a number of clock cycles indicated by a sample-latency value stored in a configuration register within the second memory device.
33. The method of claim 22 wherein receiving the first memory access command within the first memory device and the second memory access command within the second memory device comprises determining whether device identifier values associated with the first and second memory access commands match device identifier values associated with the first and second memory devices.
34. A memory system comprising:
signal lines that form a control path and first and second data paths;
a memory controller coupled to the control path to transmit first and second memory access commands thereon, and coupled to the first and second data paths; and
a memory module having first and second memory devices coupled in common to the control path and coupled respectively to the first and second data paths, the first and second memory devices to having control circuitry receive the first and second memory access commands, respectively, via the control path and to effect concurrent data transfer on the first and second data paths in response to the first and second memory access commands.
35. A method of controlling memory devices disposed on a memory module, the method comprising:
transmitting first and second memory access commands to the first and second memory devices, respectively, via a common control path;
receiving, during a first interval and in response to the first memory access command, data output from the first memory device via a first data path; and
receiving, during a second interval and in response to the second memory access command, data output from the second memory device via a second data path, the second interval at least partly overlapping the first interval in time.
Description
    TECHNICAL FIELD
  • [0001]
    The present invention relates to data storage methods and systems.
  • BACKGROUND
  • [0002]
    Signaling rate advances continue to outpace core access time improvement in dynamic random access memories (DRAMs), leading to memory devices and subsystems that output ever larger amounts of data per access in order to meet peak data transfer rates. In many cases, the increased data output is achieved through simple extension of the output burst length; the number of data transmissions executed in succession to output data retrieved from a given location within the memory core. FIGS. 1A-1C illustrate this approach within a prior-art memory system 100 formed by memory controller 101 and memory module 103. Memory module 103 includes two sets of memory devices, shown in grouped form as memory devices A and memory devices B, with all the memory devices coupled to a shared command/address path (CA), shared clock line (CLK) and shared chip-select line (CS), and with memory devices A coupled to a first set of data lines, DQ-A, and memory devices B coupled to a second set of data lines, DQ-B. Referring to FIG. 1B, the memory controller initiates a memory access by outputting a row activation command (ACT) and column access command (RD) and associated row and column address values onto the command/address path during successive cycles, 0 and 1, of a clock signal (Clk), asserting the chip-select signal (i.e., CS=1) during both clock cycles. All the memory devices (i.e., memory devices A and memory devices B) respond to assertion of the chip-select signal by sampling the command/address path during clock cycles 0 and 1 to receive the row activation command and the column access command, collectively referred to herein as a memory access command. Thereafter, each of the A and B memory devices responds to the memory access command received during clock cycles 0 and 1 by activating the address-specified row within the memory core, then retrieving read data from the address-specified column within the activated row. Accordingly, some time, TRD, after receipt of the memory access command, the read data values retrieved within each of the A and B memory devices are output in parallel data burst sequences (i.e., with each transmission within the burst sequence being consecutively numbered, 0-3) on data lines DQ-A and DQ-B during clock cycles 4 and 5. By this operation, memory access transactions may be pipelined so that the memory access command for a given transaction is transmitted simultaneously with data transmission for a previously-transmitted memory access command. Because the data burst length (sometimes called “prefetch”) matches the memory access command length, the command/address and data path resources may be fully utilized during periods of peak data transfer.
  • [0003]
    FIG. 1C illustrates a timing arrangement that may result as the data and command signaling rates are doubled relative to the core access time. As shown, the amount of data retrieved from the memory core is doubled in order to meet the increased bandwidth of the data interface, thereby extending the data burst length by an additional two clock cycles (i.e., as shown by transmissions 4-7 during clock cycles 6 and 7) on data lines DQ-A and DQ-B and doubling the granularity of the memory access. The extended burst length and resulting increased access granularity produces two potentially undesirable effects. First, because the trend in a number of data processing applications is toward finer-grained memory access, the increased data burst length may result in retrieval and transmission of a substantial amount of unneeded data, wasting power and increasing thermal loading within the memory devices. Additionally, utilization of the command/address and data path resources is thrown out of balance as the extended burst length prevents memory access commands from being transmitted back-to-back (i.e., in successive pairs of clock cycles) and thus results in periods of non-use on the command/address path.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0004]
    The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
  • [0005]
    FIGS. 1A-1C illustrate a prior-art memory module and timing of memory access operations therein;
  • [0006]
    FIG. 2A illustrates a memory system having a memory controller and reduced-granularity memory module according to one embodiment;
  • [0007]
    FIG. 2B illustrates a pipelined sequence of memory transactions that may be carried out within the memory system of FIG. 2A;
  • [0008]
    FIG. 3A illustrates an embodiment of a memory module having memory devices that may be programmed to establish a desired delay between receipt of a column access command and data output;
  • [0009]
    FIG. 3B illustrates a pipelined sequence of memory transactions that may be carried out in the memory module of FIG. 3A;
  • [0010]
    FIG. 3C illustrates an embodiment of a latency-control circuit that may be provided within individual memory devices to establish selected output latencies;
  • [0011]
    FIG. 4 illustrates concurrent read and write memory accesses that may be carried concurrently within memory sub-ranks in the memory modules of FIGS. 2A and 3A;
  • [0012]
    using the memory modules of FIG. 3A;
  • [0013]
    FIG. 5A illustrates an embodiment of a memory module that supports independent access to memory sub-ranks and using a shared chip-select line;
  • [0014]
    FIG. 5B illustrates an embodiment of a sampling-latency control circuit that may be included within individual memory devices of FIG. 5A to control command/address sampling latencies;
  • [0015]
    FIG. 5C illustrates an alternative embodiment of a circuit for controlling the command/address sampling latency within a memory device;
  • [0016]
    FIG. 5D illustrates a memory module having dual-chip-select memory devices as in FIG. 5C, and an exemplary connection of a shared chip-select line to the memory devices to establish independently accessible memory sub-ranks;
  • [0017]
    FIG. 5E illustrates a pipelined sequence of memory transactions that may be carried out in the memory modules of FIGS. 5A and 5D;
  • [0018]
    FIG. 6A illustrates an alternative embodiment of a memory module that supports independent access to memory sub-ranks using a shared chip-select line;
  • [0019]
    FIG. 6B illustrates an embodiment of a level control circuit that may be included within the individual memory devices of FIG. 6A to control chip-select assertion polarity;
  • [0020]
    FIG. 6C illustrates an alternative embodiment of a circuit for controlling the chip-select assertion polarity in a memory device;
  • [0021]
    FIGS. 7A-7C illustrate an alternative approach for enabling independent access to memory sub-ranks using device identifiers;
  • [0022]
    FIG. 8 illustrates a memory module having multiple memory ranks, with each memory rank including separately accessible memory sub-ranks; and
  • [0023]
    FIG. 9 illustrates an embodiment of a data processing system having a memory subsystem that supports concurrent, independent access to memory sub-ranks on one or more memory modules.
  • DETAILED DESCRIPTION
  • [0024]
    Memory systems and memory modules that enable more efficient use of signaling resources and reduced memory access granularity are disclosed in various embodiments. In one embodiment, two or more sets of memory devices disposed on a memory module and coupled to respective portions of a data path may be independently accessed via a shared command/address path and thus enable two or more reduced-granularity memory transactions to be carried out concurrently with the data for each transaction transferred on a respective portion of the data path. In a particular embodiment, independent access to the memory device sets coupled to respective portions of the data path is achieved by providing a separate chip-select line for each memory device set. By asserting chip-select signals on the separate chip-select lines at different times, the corresponding sets of memory device are enabled to sample commands and address values transferred via the shared command/address path at different times, in effect, time-multiplexing the shared command/address path to enable the different memory device sets to receive distinct commands and corresponding addresses. Consequently, by staggering the commands sent to each memory device, multiple independent memory access operations may be initiated and executed concurrently (i.e., at least partly overlapping in time) within the memory module, with the data transferred to or from the memory module in each memory access having reduced granularity relative to the granularity of a single memory access transaction directed to all the memory devices coupled to the complete data path. Further, because additional bandwidth may naturally become available on the command/address path as output data burst rates are extended (i.e., as signaling rates increase), the increased command/address bandwidth may be applied to convey the additional commands/addresses supplied to each additional independently accessible set of memory devices, thereby enabling full and efficient use of signaling resources. Alternative techniques for enabling independent memory access operations within sets of memory devices coupled to respective portions of the memory-module data path include, for example and without limitation, establishing different command/address sampling instants within different sets of memory devices relative to activation of a shared chip-select line, establishing different chip-select assertion polarities within different sets of memory devices, and including chip identifier values within or in association with command/address values. These and other features and techniques are disclosed in further detail below.
  • [0025]
    FIG. 2A illustrates a memory system 200 having a memory controller 201 and reduced-granularity memory module 203 according to one embodiment. The memory controller 201 and memory module 203 are coupled to one another via a command/address path (CA), one or more clock lines (CLK), chip-select lines (CS-A and CS-B) and data path (DQ) which, as shown, includes component data paths DQ-A and DQ-B. The memory module 203 includes two sets of memory devices, A and B (205 and 207), referred to herein as memory sets, with each memory set coupled to a respective one of the component data paths, DQ-A and DQ-B, and both memory sets coupled in common to the command/address path (also referred to herein as a control path) and the one or more clock lines, thus establishing the command/address path and clock line as shared resources for all the memory devices on the memory module 203. In the particular embodiment shown, each of the memory sets 205 and 207 is additionally coupled to a respective one of the two chip-select lines, CS-A and CS-B, thereby enabling each memory set to be independently accessed as described in more detail below. Command and address values may be transferred in time-multiplexed fashion via the command/address path (also referred to herein as a command path or control path) or, alternatively, the command/address path may be wide enough to convey commands and associated address values in parallel.
  • [0026]
    In one embodiment, shown in detail view 209, the memory module 203 is implemented by a printed circuit board substrate 211 having signal lines disposed thereon and extending from connector contacts 212 at an edge or other interface of the substrate 211 to memory devices, “Mem,” and thus forming the on-board portion of the command/address path (CA), component data paths (DQ-A and DQ-B), chip-select lines (CS-A and CS-B) and clock line (CLK). As shown, each memory device within a given memory set 205, 207 is coupled to a respective subset of signal lines within the component data path, DQ-A or DQ-B (the component data paths themselves being formed by subsets of the signal lines that form the overall module data path, DQ as shown in system 200), but coupled in common to the chip-select line, CS-A or CS-B, for the memory set. By contrast, the clock line and command/address path is coupled in common to (i.e., shared by) all the memory devices of the memory module. As a matter of terminology, the collective group of memory devices coupled in parallel to the data lines that constitute the full data path, DQ, is referred to herein as a memory device rank or memory rank, while the independently selectable sets of memory devices coupled to respective subsets of the data lines are referred to herein as memory device sub-ranks or memory sub-ranks. Thus, in FIG. 2A, the memory devices within memory sets 205 and 207 collectively constitute a memory rank (i.e., coupled to all the data lines of the data path, DQ), while the memory devices within memory set 205 constitute a first memory sub-rank coupled to the DQ-A signal lines, and the memory devices within memory set 207 constitute a second memory sub-rank coupled to the DQ-B signal lines. Note that while a two-sub-rank embodiment is shown in FIG. 2A and carried forward in other exemplary embodiments described below, in all such cases, memory ranks may each be decomposed into more than two memory sub-ranks to enable further reduction in memory access granularity and/or more efficient use of signaling resources. Also, while the memory module 203 is depicted in system 200 and in detail view 209 as having a single memory rank, two or more memory ranks per module may be provided in alternative embodiments, with each memory rank separately divided into two or more sub-ranks which can be independently accessed.
  • [0027]
    FIG. 2B illustrates a pipelined sequence of memory transactions that may be carried out within the memory system of FIG. 2A. Starting at clock cycle 0, the memory controller initiates a memory access in sub-rank A (i.e., memory device set 205 of FIG. 2A) by activating chip-select line CS-A (i.e., as shown by the logic ‘1’ state of CS-A during clock cycle 0) and outputting a row activation command (ACT) on the shared command/address path, CA. The memory controller also deactivates chip-select line CS-B (i.e., deasserting the chip-select signal on that chip-select line) during clock cycle 0 so that the memory devices 205 of sub-rank A, and not the memory devices 207 of sub-rank B, are enabled to receive the row activation command and associated row address (i.e., the memory devices of sub-rank A are enabled to sample the signals on the command/address path during clock cycle 0). Accordingly, each of the memory devices of sub-rank A respond to the cycle-0 activation command by performing a row-activation operation (i.e., transferring contents of the address-specified row of storage cells to a sense amplifier bank), thus establishing an activated row of data which may be read from and written to in one or more subsequent column access operations.
  • [0028]
    In clock cycle 1, the memory controller maintains chip-select line CS-A in the activated state (CS-A=‘1’) and chip-select line CS-B in the deactivated state (CS-B=‘0’), and outputs a column access command and associated address value via the command/address path. By this operation, the column access command, a column read command (RD) in this particular example, is received and executed within memory sub-rank A, but not memory sub-rank B. Accordingly, a predetermined time after receipt of the column read command (i.e., TRD, shown to be two clock cycles in this example), data retrieved within the sub-rank A memory devices 205 in response to the cycle-1 column read command is output onto component data path DQ-A. In the example shown, the output burst length includes eight transmissions (numbered 0-7) that are synchronized with successive rising and falling edges of the clock signal (Clk) so that the overall read data transmission in response to the cycle-1 column read command extends over the four clock cycles numbered 4-7. There may be more or fewer data transmissions per clock cycle in alternative embodiments. Also, in the example shown, the row activation command and column read command are shown as being received in back-to-back clock cycles. There may be one or more intervening clock cycles or fractions of clock cycles between receipt of row activation commands and column access commands in alternative embodiments.
  • [0029]
    During clock cycles 2 and 3, chip-select line CS-A is deactivated and chip-select line CS-B is activated to enable the sub-rank B memory devices, but not the sub-rank A memory devices, to receive an activate command and column read command. By this operation, an independent memory access operation, including a row activation and a column access, are initiated within the sub-rank B memory devices while the previously-initiated memory access operation within the sub-rank A memory devices is ongoing. Because the cycle 2-3 memory access commands (i.e., row activation command and column read command transmitted during clock cycles 2 and 3, respectively) are received within the sub-rank B memory devices 207 with a two-clock-cycle latency relative to receipt of the cycle 0-1 memory access commands within sub-rank A, the overall memory access within memory sub-rank B is time-staggered (i.e., time-delayed) relative to the memory access within sub-rank A, with the data retrieved within the sub-rank B memory devices in response to the cycle-3 column read command being output onto data path DQ-B starting at clock cycle 6 and extending through clock cycle 9. Thus, during clock cycles 6 and 7, data from the two independent memory accesses within memory sub-ranks A and B are output concurrently onto respective portions of the overall data path, DQ, between the memory controller 201 and memory module 203. During clock cycles 4 and 5, after sufficient time has passed to enable a new memory access within memory sub-rank A, chip-select line CS-A is re-activated and chip-select line CS-B is deactivated to initiate a new memory access operation exclusively within memory sub-rank A in response to the activation and column read commands and associated addresses driven onto the command/address path by the memory controller. Accordingly, at clock cycle 8, a TRD interval after receipt of the cycle-5 column read command, an output data burst is begun on DQ-A in response to the cycle-5 column read command, with the burst extending from clock cycle 8 to clock cycle 11 and thus concurrently with the final four transmissions of the preceding sub-rank B memory access in clock cycles 8-9. Although TRD is depicted as a two-clock-cycle interval in FIG. 2B and other Figures described below, TRD may, in all such cases, be longer than two clock cycles in alternative embodiments. During clock cycles 6 and 7, after sufficient time has passed to enable a new memory access within memory sub-rank B, chip-select line CS-B is re-activated and chip-select line CS-A is deactivated to initiate a new memory access operation exclusively within memory sub-rank B in response to the activation and column read commands and associated addresses driven onto the command/address path by the memory controller, thereby producing an output data burst starting at clock cycle 10 and extending to clock cycle 13 and thus concurrently with the final four transmissions of the preceding sub-rank A memory access in clock cycles 10-11. The alternating accesses to different memory sub-ranks may be repeated for any number of subsequent clock cycles to effect a steady stream of time-interleaved, independent accesses to memory sub-ranks A and B. As illustrated in FIG. 2B, such operation results in full utilization of the available command/address bandwidth and the data path bandwidth (i.e., there are no gaps in the command transmission or data transmission during periods of peak demand). Further, because the memory accesses directed to the memory sub-ranks are carried out independently (i.e., with independent row and/or column addresses applied within each sub-rank), the total amount of data returned per memory access is halved relative to the amount of data returned by an embodiment that applies each memory access command and associated address values within all the memory devices of a memory rank.
  • [0030]
    FIG. 3A illustrates an embodiment of a memory module 250 having memory devices that may be programmed to establish a desired delay between receipt of a column access command and data output (an interval referred to herein as output latency), and thus enable the data output times of independent memory accesses directed to memory devices 251 and 253 that constitute distinct memory sub-ranks (A and B) to start and end at the same time rather than being staggered as shown in FIG. 2B. In the embodiment of FIG. 3A, for example, respective control registers within the memory devices 253 of sub-rank B are programmed to establish an output latency of ‘x’ (e.g., ‘x’ indicating a delay of an integer or fractional number of clock cycles, including zero), while the control registers within the memory devices 251 of sub-rank A are programmed to establish an output latency of ‘x+2.’ By this arrangement, the output data burst from memory sub-rank A in response to memory access commands received during clock cycles 0-1 is delayed by an additional two clock cycles, as shown in FIG. 3B, so that the output data bursts for the independent memory access operations within memory sub-ranks A and B (as enabled by the staggered assertion of chip-select signals CS-A and CS-B and the two sets of memory access commands output during clock cycles 0-1 and 2-3, respectively) start and end at the same time, extending from clock cycle 6 to clock cycle 9. While this approach adds additional latency in the sub-rank A memory access (i.e., two clock cycles beyond the TRD that would otherwise apply), the fully overlapped data transfer for the two memory transactions directed to the A and B sub-ranks may simplify data transfer timing within the memory controller or other system components.
  • [0031]
    FIG. 3C illustrates an embodiment of a latency-control circuit 270 that may be provided within individual memory devices to establish selected output latencies. As shown, the output data path 276 within a given memory device is supplied to a sequence of ‘n’ daisy-chained flip-flop stages 281 1-281 n (other storage elements may be used) that are clocked by a clock signal, dclk. By this operation, the output of each flip-flop stage is one dclk cycle delayed relative to the output of the preceding stage, thus yielding n+1 data output paths 278 having respective latencies of zero to ‘n’ dclk cycles. The data output paths 278 are supplied to a multiplexer 283 or other selection circuit which selects one of the data output paths in accordance with an output latency value 277 (OL), programmed within register 275 (or established by an external pin, or a configuration circuit implemented, for example by an internal fuse, anti-fuse, non-volatile storage element, etc.), to pass the data the selected data output path to a bank of memory device output drivers 285 which, in turn, output the data onto an external data path via interface 286. Note that dclk may be a higher-frequency clock signal than the system clock signal, Clk, supplied by the memory controller (i.e., as described in reference to FIGS. 2A-2B), thereby enabling output latencies in fractions of cycles of the system clock signal.
  • [0032]
    Although the examples of concurrent, independent memory access operations within the A and B memory sub-ranks have been thus far described in terms of memory read operations, concurrent, independent memory write operations may also be carried out in the A and B memory sub-ranks, with write data for the operations being transmitted by the memory controller either in time-staggered fashion (e.g., as in FIG. 2B) or in complete alignment as in FIG. 3C and received concurrently within the A and B memory sub-ranks. Also, a memory read operation may be carried out within one memory sub-rank concurrently with a memory write operation within another. Referring to FIG. 4, for example, a memory write command sequence (e.g., row activation command, ACT, followed by column write command, WR) is issued to memory sub-rank B immediately after a memory read command sequence (ACT, RD) to memory sub-rank A. In the particular example shown, write data (Write Data) is transmitted to the memory devices of sub-rank B immediately after receipt of the column write command (i.e., starting in clock cycle 5) and thus is received in the memory devices of sub-rank B concurrently with transmission of read data (Read Data) by the memory devices of sub-rank A. Different timing relationships may be established between transmission of read and write data in alternative embodiments.
  • [0033]
    FIG. 5A illustrates an embodiment of a memory module 300 that supports independent access to memory sub-ranks 301 and 303 using a shared chip-select line (CS) instead of the split select-line approach shown in FIG. 2A. As shown, memory sub-ranks A and B (301 and 303) are coupled to shared command/address and clock lines (CA and CLK) and to respective data paths, DQ-A and DQ-B, as in FIG. 2A, but a single chip-select line, CS, is coupled to all the memory devices within the rank (i.e., all the memory devices within memory sub-rank A and memory sub-rank B). To enable independent memory commands to be received within the A and B memory sub-ranks, a delay interval between chip-select line activation and sampling of the command/address paths—an interval referred to herein as a sampling latency—is established within the memory devices 303 of sub-rank B, so that command path sampling occurs at a later time within memory sub-rank B than within memory sub-rank A. More specifically, by setting the sampling latency within each memory device 303 of sub-rank B to match the timing offset between transmission of distinct memory access command sequences on the shared command/address path, the shared chip-select line may be activated to trigger sampling of the command/address path within the memory devices 301 of sub-rank A during a first command interval and to trigger sampling of the command/address path within the memory devices 303 of sub-rank B during a subsequent command interval and thus enable time-multiplexed transfer of distinct memory access commands to the A and B memory sub-ranks.
  • [0034]
    FIG. 5B illustrates an embodiment of a sampling-latency control circuit 315 that may be included within individual memory devices to control command/address sampling latencies and thus enable different sampling latencies to be established within different memory sub-ranks. As shown, a sampling-latency value 318 (SL) is programmed within a configuration register 317 or established by strapping one or more external pins or programming a configuration circuit (implemented, for example by an internal fuse, anti-fuse, non-volatile storage element, etc.) to select either an incoming chip-select signal 316 or a two-cycle delayed instance of the chip-select signal 320 (e.g., generated by propagation of the incoming chip-select signal 316 through a pair of daisy-chained flip-flops 319 1+319 2 or other clocked storage circuits) to be output from multiplexer 321 as a sample-enable signal, SE. The sample-enable signal may be applied, in turn, to enable signal receiver circuits within the memory device to sample command and address signals present on the command/address path. Thus, sampling latencies of zero clock cycles and two clock cycles may be programmed within the memory devices 301 and 303, respectively, of FIG. 5A so that, as shown in FIG. 5E, activation of the shared chip-select line (CS) during clock cycles 0 and 1 will result in assertion of sample enable signals SE(A) within the memory devices of sub-rank A during clock cycles 0 and 1, and assertion of sample enable signals SE(B) within the memory devices of sub-rank B during clock cycles 2 and 3. By this operation, the row activation and column access commands (e.g., ACT, RD) transmitted by the memory controller during clock cycles 0 and 1 will be received and executed exclusively within the sub-rank A memory devices 301, and the row activation and column access commands transmitted during clock cycles 2 and 3 will be received and executed exclusively within the sub-rank B memory devices, thus enabling concurrent, independent memory accesses to be executed within memory sub-ranks A and B with the concurrent, time-staggered output data bursts shown in FIG. 5E.
  • [0035]
    FIG. 5C illustrates an alternative embodiment of a circuit 330 for controlling the command/address sampling latency within a memory device. Instead of providing programmable selection of the sampling latency as in FIG. 5B, separate chip-select inputs, CS1 and CS2, are provided for each memory device, with chip-select input CS1 being coupled without intervening latency logic to a first input of OR gate 331 and chip-select input CS2 coupled to a second input of OR gate 331 via a pair of daisy-chained flip-flops 319 1 and 319 2 (note that both chip-select inputs may be buffered by an input amplifier and/or latch, and include electrostatic-discharge (ESD) or other input protection circuitry). By this arrangement, the sample-enable signal (SE) output by OR gate 331 may be asserted at different times relative to chip-select line activation according to which of the two chip-select inputs (CS1, CS2) the chip-select line is coupled. That is, activation of a chip select line (CS) coupled to chip-select input CS1 will result in assertion of the sample-enable signal with negligible delay (SL=0), while activation of a chip select line coupled to chip-select input CS2 will result in assertion of the sample-enable signal after a two-clock-cycle delay (SL=2). Note that additional synchronizing elements may be provided in either or both of the chip-select input paths (or at the output of OR gate 331) to synchronize sample-enable signal assertion with a desired command/address sampling instant. The unused chip-select input may be grounded to prevent glitches in the sample-enable signal. In yet another embodiment, two daisy-chained delay flip-flops may be placed in the chip-select signal path on the memory module between the connection points to the memory devices of sub-rank A and the connection points to the memory devices of sub-rank B. The functional behavior is similar to that of the embodiment discussed in reference to FIG. 5C, except that the two flip-flops are not added to each of the memory devices but instead are added to the memory module as a separate device (or devices).
  • [0036]
    FIG. 5D illustrates a memory module 345 having dual-chip-select memory devices (Mem) as in FIG. 5C, and an exemplary connection of a shared chip-select line (CS) to the memory devices (Mem) to establish memory sub-ranks A and B. More specifically, the chip-select line is coupled to the CS1 inputs of the memory devices of sub-rank A and to the CS2 inputs of the memory devices of sub-rank B, thereby enabling the staggered command/address sampling within the A and B sub-ranks shown in FIG. 5E. The unused chip-select input of each memory device (i.e., CS2 inputs of sub-rank A memory devices and CS1 inputs of sub-rank B memory devices) is grounded.
  • [0037]
    Reflecting on the staggered command/address sampling that results from the different sampling latencies established within the A and B memory sub-ranks, it can be seen that any assertion of the chip-select line will result in command/address sampling within both memory sub-ranks, though at different times. Accordingly, if, during a given interval, a memory operation is to be carried out within one of the memory sub-ranks, but not the other, place-holder “no-operation” commands (i.e., NOPs) may be transmitted during the command interval for the non-elected memory sub-rank. Referring to FIG. 5E, for example, if no memory access is to be initiated within memory sub-rank B during command interval 360, NOP commands may be sent during that interval with the resulting non-transmission of data during interval 362.
  • [0038]
    FIG. 6A illustrates an alternative embodiment of a memory module 380 that supports independent access to memory sub-ranks using a shared chip-select line. As shown, memory devices 381 and 383 (i.e., memory sub-ranks A and B) are coupled to respective data paths, DQ-A and DQ-B, and to shared command/address (CA), clock (CLK) and chip-select lines (CS) as in FIG. 5A. Instead of staggering the response to chip-select signal assertion, however, different chip-select assertion polarities are established within the memory devices of the A and B memory sub-ranks so that a logic high chip-select signal (Active High CS) constitutes a chip-select signal assertion within the memory devices 381 of sub-rank A and a logic low chip-select signal (Active Low CS) constitutes a chip-select signal assertion within the memory devices 383 of sub-rank B. By this arrangement, when the chip-select signal is high, the memory devices 381 within memory sub-rank A are enabled to sample the command path, and when the chip-select signal is low, the memory devices 383 within memory sub-rank B are enabled to sample the command path, thus enabling time-multiplexed transfer of distinct memory access commands to the A and B memory sub-ranks using a shared chip-select line.
  • [0039]
    FIG. 6B illustrates an embodiment of a level control circuit 390 that may be included within the individual memory devices 381, 383 of FIG. 6A to control chip-select assertion polarity. As shown, a level-select value 392 (LS) is programmed within a configuration register 391 or established by strapping one or more external pins or programming a configuration circuit (implemented, for example by an internal fuse, anti-fuse, non-volatile storage element, etc.) and supplied to an input of exclusive-OR gate 393 to enable either a logic-high or logic-low state of a chip-select signal (supplied to the other input of the exclusive-OR gate 393) to trigger assertion of a sample-enable signal, SE. That is, if the level-select value 392 is low (i.e., results in a logic-low input to exclusive-OR gate 393), active-high chip-select is selected so that a logic-high chip-select signal will result in assertion of the sample enable signal at the output of exclusive-OR gate 393. By contrast, if the level-select value 392 is high (‘1’), active-low chip-select is selected so that a logic-low chip-select signal will result in assertion of the sample enable signal at the output of exclusive-OR gate 393. As in the embodiment of FIGS. 5B and 5C, the sample-enable signal may be used to enable signal receiver circuits within the memory device to sample command and address signals present on the command/address path. Thus, level-select values that correspond to active-high and active-low chip-select signals may be programmed within the sub-rank A and sub-rank B memory devices, respectively, so that alternating high and low chip-select signals may be output to raise sample-enable signals within the memory devices of sub-ranks A and B at time-staggered intervals and thus effect concurrent, independent memory accesses within memory sub-ranks A and B as shown in FIG. 5E. Also, as in the embodiments described in reference to FIGS. 5A-5E, no-operation commands may be transmitted during unused command intervals.
  • [0040]
    FIG. 6C illustrates an alternative embodiment of a circuit 400 for controlling the chip-select assertion polarity in a memory device. Instead of providing programmable polarity selection as in FIG. 6B, separate chip-select inputs, CS+ and CS−, are provided, with chip-select input CS+being coupled without intervening level-changing logic to a first input of logic OR gate 403 and chip-select input CS− coupled to a second input of OR gate 403 via inverter 401 (note that both inputs, CS+ and CS−, may be buffered by an input amplifier and/or latch, and include electrostatic-discharge (ESD) or other input protection circuitry). By this arrangement, the sample-enable signal (SE) output by the OR gate 403 may be asserted in response to different levels of the incoming chip-select signal according to which of the two chip-select inputs the chip-select line, CS, is coupled. That is, driving a chip select line coupled to chip-select input CS+ to a logic-high level will result in assertion of the sample-enable signal, while driving a chip-select line coupled to chip-select input CS− to a logic-low level will result in assertion of the sample-enable signal. Accordingly, independent memory accesses may be directed to the A and B sub-ranks of a memory module by coupling the memory devices within different sub-ranks generally as shown in FIG. 5D, with the CS1 and CS2 designation changed to CS+ and CS−, and with non-coupled CS− inputs tied high and non-coupled CS+ inputs tied low as shown in FIG. 6C at 404. Note that a NOP command may be issued on the command/address path (CA) when a sub-rank is not to be used during a particular cycle. Also, in yet another embodiment, an inverter is placed in the chip-select signal path on the memory module between the connection points to the memory devices of sub-rank A and the connection points to the memory devices of sub-rank B. The functional behavior is similar to that of the embodiment discussed in reference to FIG. 6C, except that the inverter is not added to each of the memory devices but instead is added to the memory module as a separate device.
  • [0041]
    FIGS. 7A-7C illustrate an alternative approach for enabling independent access to memory sub-ranks. Instead of providing separate chip-select lines, different chip-select-responsive sample latency, or different chip-select assertion polarities, the memory devices of different memory sub-ranks may be programmed or hardwired with sub-rank-specific device identifiers (IDs) that may be compared with counterpart identifiers within incoming commands. Thus, as shown in the exemplary memory module 420 of FIG. 7A, each of the memory devices of memory sub-rank A may be assigned device ID ‘A’, and each of the memory devices of memory sub-rank B may be assigned device ID ‘B’ so that incoming commands bearing device IDs that match one memory sub-rank or the other (i.e., ‘A’ or ‘B’) are received, at least in part, in all memory devices within a given rank (i.e., due to shared chip-select line, CS), but executed only in the specified sub-rank of memory devices having device IDs that match the incoming ID. A special device ID code or command code may be used to select both the sub-rank A and sub-rank B memory devices to enable a commanded operation to be carried out within all the memory devices of a rank or even multiple ranks.
  • [0042]
    FIG. 7B illustrates an embodiment of a device ID discriminator circuit 430 that may be included within memory devices to determine whether the ID value associated within an incoming command (i.e., the command ID) matches a device ID that has been established for the memory device and, if so, assert an enable signal to enable command execution. More specifically, a command/address value received via command/address path CA is sampled within receiver 431 when the chip-select line (CS) is activated, with the received command (and/or associated address value) being stored within a command buffer 433 (note that chip-select may be omitted, with all commands being received and selectively responded to according to the device ID). One or more bits of the command that form the command ID (Cmd ID) are output from the command buffer 433 to a comparator circuit 435 which also receives the device ID (Device ID). The device ID itself may be established through register programming (e.g., programming a register at initialization time using a signaling protocol or other arrangement that enables a particular device or sub-rank of memory devices to receive a unique device identifier), production-time configuration (e.g., fuse-blowing or other operation to establish a non-volatile ID assignment within a configuration circuit of the memory device) or strapping (i.e., coupling selected input contacts or pins of the memory device to particular reference voltages to establish a device ID setting). However established, the device ID and command ID are compared within the comparator circuit 435 (which may be implemented, for example, by one or more exclusive-NOR gates that compare constituent bits of the command ID with corresponding bits of the device ID) which asserts an enable signal (EN) if the command ID and device ID match. The comparator circuit 435 may additionally include logic to detect a rank ID code (e.g., which may be issued by the memory controller if operating the memory sub-ranks as a unified rank) or multi-rank ID (e.g., for enabling command execution in multiple ranks of memory devices) and assert the enable signal in response. A command logic circuit 437 is coupled to receive the command from the command buffer 433 and to the enable output of the comparator circuit 435 and responds to assertion of the enable signal by executing the command. Thus, as shown in FIG. 7C, memory access commands (e.g., including activation (ACT) and column access commands (RD, WR)) bearing a command ID that matches the sub-rank A memory device IDs will be executed within the sub-rank A memory devices, while memory access commands bearing IDs that match the sub-rank B memory devices are executed within the sub-rank B memory devices. If no command is to be conveyed during a given command interval, as shown at 445, the shared chip-select signal may be deasserted (e.g., as shown by the logic ‘0’ state of line CS), so that the command path is not sampled (and thus may have any state as shown by don't care symbols ‘XX’). Note that, in a memory module that has only two memory sub-ranks per memory rank, a single-bit device ID value and single-bit command ID are sufficient for distinguishing the two memory sub-ranks. Accordingly, any signal line of the command path or other signal line between the memory controller (e.g., clock-enable line, row-address strobe, column address strobe, data mask line, etc.) may be used to convey a device ID bit or, more generally, act as a sub-rank select signal.
  • [0043]
    Although embodiments of memory modules have thus far been described as having a single memory rank, a memory module may alternatively have two or more memory ranks, each memory rank or any one of them including separately accessible memory sub-ranks. FIG. 8, for example, illustrates a memory module 500 having two ranks of memory devices 510 and 520 disposed on opposite sides of a substrate 501. Dividing line 502 corresponds to a top edge of the substrate as shown in perspective view 509. Each of the memory ranks 510, 520 is coupled in common to a clock line, CLK, and command/address path, CA (e.g., with the clock and command lines disposed on either side of the memory module coupled to one another through vias or by contact with a common interconnection receptacle or terminal when inserted into a connector), but to separate pairs of chip-select lines, CS-A/CS-B and CS-C/CS-D. By this arrangement, either of the memory ranks 510, 520 may be selected for rank-wide memory access through activation of the corresponding pair of chip-select lines (i.e., CS-A/CS-B or CS-C/CS-D), or two independent, concurrent memory accesses may be initiated within the pair of memory sub-ranks 205/207 or 505/507 of either rank by time-staggered assertion of chip-select signals for the constituent sub-ranks as described in reference to FIGS. 2A-2B. Also, as discussed above, memory access within a single sub-rank may be carried out without access to the counterpart sub-rank (e.g., 205/507 or 505/207). Also, instead of providing multiple chip-select lines per memory rank to permit independent sub-rank access, any of the techniques described above for enabling independent sub-rank access with a shared chip-select line may be applied.
  • [0044]
    FIG. 9 illustrates an embodiment of a data processing system 600 having a processing unit 601 (i.e., one or more processors and/or other memory access requesters) and a memory subsystem 605 that supports concurrent, independent access to memory sub-ranks on one or more memory modules. As shown, the memory subsystem 605 includes a memory controller 607 coupled to memory modules 621 a-621 n, with each memory module 621 including one or more discrete memory devices within memory sub-ranks 623 and 625 (i.e., sub-ranks A and B) and, optionally, a serial-presence detect memory 627 (SPD) or other non-volatile storage that provides characterizing information for the memory module and/or memory devices thereon. In one embodiment, the characterizing information may indicate whether the memory module supports memory accesses at sub-rank granularity and, if so, corresponding capabilities within the memory devices themselves (e.g., whether the devices include programmable registers to support selected support chip-select assertion polarities, sample-enable latencies, sub-rank ID value assignment, etc.). The characterizing information may include various other information relating to operation of the memory devices including, for example and without limitation, storage capacity, maximum operating frequency and/or other memory device characteristics. By this arrangement, the memory controller 607 may read the characterizing information from the SPD 627 for each memory module 621 (or an SPD or like device for the set of memory modules 621 1-621 N) and identify one or more memory modules 621 as supporting independent access to memory sub-ranks. In one embodiment, the memory controller 607 may respond to characterizing information by programming sample-latencies, chip-select assertion polarities or device ID values within the memory devices of the memory modules 621 identified as having such devices. Alternatively, the memory controller 607 may return the characterizing information to the processing unit 601 which may itself be programmed (e.g., through a predetermined instruction/data set such as basic input-output service (BIOS) code) to issue instructions to the memory controller 607 to carry out the programming necessary to configure the memory modules 621 for independent access to selected memory sub-ranks.
  • [0045]
    With respect to sample-latency, chip-select assertion polarity and/or sub-rank ID selection within the memory devices of a given memory module 621, the memory controller 607 may dynamically transition the memory module 621 or any of the memory devices within the sub-ranks 623, 625 thereon between various program settings, for example, in response detecting a threshold density of fine-grained memory access requests (i.e., a threshold number of such access requests within a given time interval or as a threshold percentage of total memory access requests) from the processing unit 601 or in response to an explicit command from the processing unit 601 to establish particular program settings.
  • [0046]
    Within the memory controller 607, parallel transaction queues 609, 611 (TQueue) are provided to queue memory access commands (and associated read and write data) directed to respective memory sub-ranks 623, 625 of a selected memory module 621. Thus, in one embodiment, transaction queue 609 is coupled, via data path DQ-A, to memory sub-rank A 623 within each of the memory modules 621, while transaction queue 611 is coupled via data path DQ-B to memory sub-rank B within each of the memory modules 621. To enable selection of a module-specific memory sub-rank, each of the transaction queues 609 and 611 is coupled via respective chip-select line to each of the memory modules. That is, in one embodiment, there are N pairs of chip-select lines, with the chip-select lines of each pair extending to distinct memory sub-ranks on a respective one of memory modules 621 1-621 N. Each of the transaction queues 609, 611 is additionally coupled to a respective one of internal command paths 610, 611 which are coupled, in turn, to inputs of a command path multiplexer 615. The command path multiplexer 615 responds to a source-select value, SSel, to couple either internal command path 610 or internal command path 612 to command path, CA, and thus select either transaction queue 609 or transaction queue 611 to source the commands and associated address values for a given memory transaction. In one embodiment, a mode-select value (MSel) within the memory controller 607 is used to control whether the transaction queues 609, 611 are operated in a sub-rank access mode or a unified-rank access mode. In the sub-rank access mode, the source-select value may be toggled (e.g., by control logic within the memory controller 607 or the transaction queues 609, 611) after each command output sequence from a given transaction queue to enable the alternate transaction queue to drive command path CA in the ensuing command interval. Alternatively, arbitration logic may be provided to enable arbitrated access to command path CA from the two transaction queues 609, 611. In unified-rank access mode, the command path may be driven exclusively by one transaction queue or the other, with chip-select signals for memory sub-ranks (and the data input/output circuitry within transaction queues or elsewhere within the memory controller 607) being operated in lock step instead of time-staggered. In addition to memory access commands and associated data, one or both of the transaction queues 609, 611 may output operational commands and associated data to the various memory modules 621, for example, to configure the memory devices of the module, (including programming sub-rank access functions such as sampling latency, chip-select assertion polarity, device ID, etc.), read the SPD, perform signaling calibration, refresh operations, and so forth. Such commands may be transmitted under direction of control logic within the memory controller 607 (e.g., in one or both of the transaction queues) or in response to access requests from the processing unit 601 received via host interface path 602 (which may include separate data (Data) and request components (Req) as shown or a time-multiplexed path).
  • [0047]
    Although memory modules 621 are depicted in the system of FIG. 9, the memory devices 625 that form each memory rank (and, optionally, associated or integrated SPD elements 627) may be mounted directly to a mother board, or integrated into a multi-chip module, along with the memory controller 607 and/or processing unit 601 to form, for example, a system-in-package (SIP) DRAM system or other system-on-chip (SOC) device. Thus, sub-ranked memory access is not limited to memory module operation, but rather may be effected in accordance with the above principles within any rank of memory devices so that reduced-granularity memory transactions may be carried out with data transfer over respective portions of a data path, and with commands sent over a shared command path. Also, the data paths (DQ-A and DQ-B), command/address path (CA) and other signaling paths or lines coupled between the memory controller 607 and memory devices of the various memory modules 621 may be implemented using virtually any signaling channel, including an electronic conduction path (e.g., wires or electronically conductive traces), an optical path or wireless signaling channel. Further, the processing unit 601, memory controller 607, and/or one or more of memory devices that populate the memory modules 621 may be combined on a single integrated circuit die in an alternative embodiment.
  • [0048]
    It should be noted that the various circuits disclosed herein may be described using computer aided design tools and expressed (or represented), as data and/or instructions embodied in various computer-readable media, in terms of their behavioral, register transfer, logic component, transistor, layout geometries, and/or other characteristics. Formats of files and other objects in which such circuit expressions may be implemented include, but are not limited to, formats supporting behavioral languages such as C, Verilog, and VHDL, formats supporting register level description languages like RTL, and formats supporting geometry description languages such as GDSII, GDSIII, GDSIV, CIF, MEBES and any other suitable formats and languages. Computer-readable media in which such formatted data and/or instructions may be embodied include, but are not limited to, non-volatile storage media in various forms (e.g., optical, magnetic or semiconductor storage media) and carrier waves that may be used to transfer such formatted data and/or instructions through wireless, optical, or wired signaling media or any combination thereof. Examples of transfers of such formatted data and/or instructions by carrier waves include, but are not limited to, transfers (uploads, downloads, e-mail, etc.) over the Internet and/or other computer networks via one or more data transfer protocols (e.g., HTTP, FTP, SMTP, etc.).
  • [0049]
    When received within a computer system via one or more computer-readable media, such data and/or instruction-based expressions of the above described circuits may be processed by a processing entity (e.g., one or more processors) within the computer system in conjunction with execution of one or more other computer programs including, without limitation, net-list generation programs, place and route programs and the like, to generate a representation or image of a physical manifestation of such circuits. Such representation or image may thereafter be used in device fabrication, for example, by enabling generation of one or more masks that are used to form various components of the circuits in a device fabrication process.
  • [0050]
    In the foregoing description and in the accompanying drawings, specific terminology and drawing symbols have been set forth to provide a thorough understanding of the present invention. In some instances, the terminology and symbols may imply specific details that are not required to practice the invention. For example, the interconnection between circuit elements or circuit blocks may be shown or described as multi-conductor or single conductor signal lines. Each of the multi-conductor signal lines may alternatively be single-conductor signal lines, and each of the single-conductor signal lines may alternatively be multi-conductor signal lines. Signals and signaling paths shown or described as being single-ended may also be differential, and vice-versa. Similarly, signals described or depicted as having active-high or active-low logic levels may have opposite logic levels in alternative embodiments. As another example, circuits described or depicted as including metal oxide semiconductor (MOS) transistors may alternatively be implemented using bipolar technology or any other technology in which logical elements may be implemented. With respect to terminology, a signal is said to be “asserted” when the signal is driven to a low or high logic state (or charged to a high logic state or discharged to a low logic state) to indicate a particular condition. Conversely, a signal is said to be “deasserted” to indicate that the signal is driven (or charged or discharged) to a state other than the asserted state (including a high or low logic state, or the floating state that may occur when the signal driving circuit is transitioned to a high impedance condition, such as an open drain or open collector condition). A signal driving circuit is said to “output” a signal to a signal receiving circuit when the signal driving circuit asserts (or deasserts, if explicitly stated or indicated by context) the signal on a signal line coupled between the signal driving and signal receiving circuits. A signal line is said to be “activated” when a signal is asserted on the signal line, and “deactivated” when the signal is deasserted. Additionally, the prefix symbol “/” attached to signal names indicates that the signal is an active low signal (i.e., the asserted state is a logic low state). A line over a signal name (e.g., ‘ <signal name >’) is also used to indicate an active low signal. The term “coupled” is used herein to express a direct connection as well as a connection through one or more intervening circuits or structures. Integrated circuit device “programming” may include, for example and without limitation, loading a control value into a register or other storage circuit within the device in response to a host instruction and thus controlling an operational aspect of the device, establishing a device configuration or controlling an operational aspect of the device through a one-time programming operation (e.g., blowing fuses within a configuration circuit during device production), and/or connecting one or more selected pins or other contact structures of the device to reference voltage lines (also referred to as strapping) to establish a particular device configuration or operation aspect of the device. The term “exemplary” is used to express an example, not a preference or requirement.
  • [0051]
    While the invention has been described with reference to specific embodiments thereof, it will be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention. For example, features or aspects of any of the embodiments may be applied, at least where practicable, in combination with any other of the embodiments or in place of counterpart features or aspects thereof. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US37409 *Jan 13, 1863 Improved manufacture of palm-leaf hats and bonnets
US4377855 *Nov 6, 1980Mar 22, 1983National Semiconductor CorporationContent-addressable memory
US4569036 *Feb 28, 1983Feb 4, 1986Tokyo Shibaura Denki Kabushiki KaishaSemiconductor dynamic memory device
US4636982 *May 1, 1985Jan 13, 1987Fujitsu LimitedSemiconductor memory device
US4646268 *Oct 15, 1984Feb 24, 1987Nec CorporationSemiconductor bipolar memory device operating in high speed
US4654781 *Oct 30, 1984Mar 31, 1987Raytheon CompanyByte addressable memory for variable length instructions and data
US4670745 *Nov 15, 1983Jun 2, 1987Motorola Inc.Video display address generator
US4740921 *Oct 4, 1985Apr 26, 1988Motorola, Inc.Precharge of a dram data line to an intermediate voltage
US4796230 *Jun 24, 1987Jan 3, 1989Intel CorporationFolded-cascode configured differential current steering column decoder circuit
US4800525 *Aug 6, 1987Jan 24, 1989Texas Instruments IncorporatedDual ended folded bit line arrangement and addressing scheme
US4811302 *Jun 24, 1987Mar 7, 1989Nec CorporationDynamic semiconductor memory with improved sensing scheme
US4825413 *Feb 24, 1987Apr 25, 1989Texas Instruments IncorporatedBipolar-CMOS static ram memory device
US4837465 *Mar 30, 1988Jun 6, 1989Digital Equipment CorpSingle rail CMOS register array and sense amplifier circuit therefor
US4837743 *Aug 17, 1987Jun 6, 1989Texas Instruments IncorporatedArchitecture for memory multiplexing
US4843264 *Nov 25, 1987Jun 27, 1989Visic, Inc.Dynamic sense amplifier for CMOS static RAM
US4903344 *Jul 6, 1988Feb 20, 1990Oki Electric Industry Co., Ltd.Semiconductor memory device with staggered sense amplifiers
US4982370 *May 23, 1989Jan 1, 1991Mitsubishi Denki Kabushiki KaishaShared sense amplifier semiconductor memory
US4984196 *May 25, 1988Jan 8, 1991Texas Instruments, IncorporatedHigh performance bipolar differential sense amplifier in a BiCMOS SRAM
US4985867 *Sep 11, 1989Jan 15, 1991Kawasaki Steel CorporationSemiconductor memory circuit
US4991141 *Feb 8, 1990Feb 5, 1991Texas Instruments IncorporatedSense amplifier and method for sensing the outputs of static random access memory cells
US5093806 *Jun 13, 1989Mar 3, 1992Tran Hiep VSensing and decoding scheme for a bicmos read/write memory
US5111434 *May 31, 1989May 5, 1992Ltd. SamSung Electronics Co.Semiconductor memory device
US5119340 *Sep 26, 1990Jun 2, 1992Sgs-Thomson Microelectronics, Inc.Semiconductor memory having latched repeaters for memory row line selection
US5121358 *Sep 26, 1990Jun 9, 1992Sgs-Thomson Microelectronics, Inc.Semiconductor memory with power-on reset controlled latched row line repeaters
US5124610 *Mar 4, 1991Jun 23, 1992E. F. Johnson CompanyTritiated light emitting polymer electrical energy source
US5124951 *Sep 26, 1990Jun 23, 1992Sgs-Thomson Microelectronics, Inc.Semiconductor memory with sequenced latched row line repeaters
US5181205 *Apr 10, 1990Jan 19, 1993National Semiconductor CorporationShort circuit detector circuit for memory arrays
US5193072 *Dec 21, 1990Mar 9, 1993Vlsi Technology, Inc.Hidden refresh of a dynamic random access memory
US5193074 *Jan 28, 1991Mar 9, 1993Mitsubishi Denki Kabushiki KaishaSemiconductor memory device having hierarchical row selecting lines
US5214610 *Aug 30, 1991May 25, 1993Texas Instruments IncorporatedMemory with selective address transition detection for cache operation
US5222047 *Aug 13, 1990Jun 22, 1993Mitsubishi Denki Kabushiki KaishaMethod and apparatus for driving word line in block access memory
US5291444 *Dec 23, 1991Mar 1, 1994Texas Instruments IncorporatedCombination DRAM and SRAM memory array
US5301162 *Mar 23, 1993Apr 5, 1994Nec CorporationSemiconductor random access memory device having shared sense amplifiers serving as a cache memory
US5305280 *Apr 2, 1992Apr 19, 1994Mitsubishi Denki Kabushiki KaishaSemiconductor memory device having on the same chip a plurality of memory circuits among which data transfer is performed to each other and an operating method thereof
US5321646 *Apr 8, 1992Jun 14, 1994Mitsubishi Denki Kabushiki KaishaLayout of a semiconductor memory device
US5383159 *Sep 15, 1993Jan 17, 1995Sharp Kabushiki KaishaSemiconductor memory device of alternately-activated open bit-line architecture
US5390308 *Apr 15, 1992Feb 14, 1995Rambus, Inc.Method and apparatus for address mapping of dynamic random access memory
US5394528 *Sep 2, 1992Feb 28, 1995Mitsubishi Denki Kabushiki KaishaData processor with bus-sizing function
US5406526 *Sep 30, 1993Apr 11, 1995Nec CorporationDynamic random access memory device having sense amplifier arrays selectively activated when associated memory cell sub-arrays are accessed
US5414662 *Nov 4, 1993May 9, 1995Mosaid Technologies IncorporatedDynamic random access memory using imperfect isolating transistors
US5418737 *May 20, 1994May 23, 1995Texas Instruments IncorporatedDRAM with sub data lines and match lines for test
US5428389 *Aug 12, 1993Jun 27, 1995Fuji Photo Film Co., Ltd.Image data storage/processing apparatus
US5485430 *Sep 15, 1994Jan 16, 1996Sgs-Thomson Microelectronics, Inc.Multiple clocked dynamic sense amplifier
US5517456 *Oct 28, 1994May 14, 1996Nec CorporationSemiconductor memory device including a word line driving circuit of the divisional decoding type
US5530814 *Nov 2, 1994Jun 25, 1996I-Cube, Inc.Bi-directional crossbar switch with control memory for selectively routing signals between pairs of signal ports
US5614855 *Aug 21, 1995Mar 25, 1997Rambus, Inc.Delay-locked loop
US5717871 *Aug 17, 1995Feb 10, 1998I-Cube, Inc.Crossbar switch with input/output buffers having multiplexed control inputs
US5717901 *Nov 8, 1995Feb 10, 1998Altera CorporationVariable depth and width memory device
US5748561 *Nov 1, 1996May 5, 1998Sharp Kabushiki KaishaSemiconductor memory device with fast successive read operation
US5751657 *Jan 24, 1997May 12, 1998Sharp Kabushiki KaishaSemiconductor memory device
US5864505 *Jul 11, 1997Jan 26, 1999Nec CorporationRandom access memory with plural simultaneously operable banks
US5875132 *Jun 29, 1990Feb 23, 1999Mitsubishi Denki Kabushiki KaishaSemiconductor memory device for storing data comprising of plural bits and method for operating the same
US5881017 *Dec 18, 1997Mar 9, 1999Mitsubishi Denki Kabushiki KaishaSynchronous semiconductor memory device allowing fast operation in either of prefetch operation and full page mode operation
US5892981 *Oct 10, 1996Apr 6, 1999Hewlett-Packard CompanyMemory system and device
US5893927 *Sep 13, 1996Apr 13, 1999International Business Machines CorporationMemory device having programmable device width, method of programming, and method of setting device width for memory device
US5903509 *May 4, 1998May 11, 1999Micron Technology, Inc.Memory device with multiple internal banks and staggered command execution
US5982981 *Oct 28, 1996Nov 9, 1999Olympus Optical Co., Ltd.Electronic imaging apparatus
US6018478 *Mar 24, 1998Jan 25, 2000Nec CorporationRandom access memory with separate row and column designation circuits for reading and writing
US6034878 *Dec 16, 1997Mar 7, 2000Hitachi, Ltd.Source-clock-synchronized memory system and memory unit
US6047347 *Feb 4, 1997Apr 4, 2000Advanced Micro Devices, Inc.Computer system with programmable bus size
US6049855 *Jul 2, 1997Apr 11, 2000Micron Electronics, Inc.Segmented memory system employing different interleaving scheme for each different memory segment
US6050983 *Oct 27, 1998Apr 18, 2000Moore; DianeSound-insulated gas-diverting colostomy container
US6075728 *Apr 8, 1999Jun 13, 2000Mitsubishi Denki Kabushiki KaishaSemiconductor memory device accessible at high speed
US6185149 *Jun 28, 1999Feb 6, 2001Fujitsu LimitedSemiconductor integrated circuit memory
US6240039 *Mar 13, 2000May 29, 2001Samsung Electronics Co., Ltd.Semiconductor memory device and driving signal generator therefor
US6240040 *Mar 15, 2000May 29, 2001Advanced Micro Devices, Inc.Multiple bank simultaneous operation for a flash memory
US6356975 *Oct 9, 1998Mar 12, 2002Rambus IncorporatedApparatus and method for pipelined memory operations
US6363454 *Apr 18, 2000Mar 26, 2002Micron Technology, Inc.Memory system having flexible architecture and method
US6366995 *Aug 19, 1999Apr 2, 2002Acuid Corporation LimitedSystem and a method for defining transforms of memory device addresses
US6393543 *Nov 12, 1998May 21, 2002Acuid Corporation LimitedSystem and a method for transformation of memory device addresses
US6396764 *Nov 16, 2000May 28, 2002Silicon Aquarius, Inc.Segmented memory architecture and systems and methods using the same
US6680736 *Sep 1, 1999Jan 20, 2004Samsung Electronics Co., Ltd.Graphic display systems having paired memory arrays therein that can be row accessed with 2(2n) degrees of freedom
US6687796 *Jun 9, 2000Feb 3, 2004Texas Instruments IncorporatedMulti-channel DMA with request scheduling
US6725316 *Aug 18, 2000Apr 20, 2004Micron Technology, Inc.Method and apparatus for combining architectures with logic option
US6742098 *Oct 3, 2000May 25, 2004Intel CorporationDual-port buffer-to-memory interface
US6854042 *Jul 22, 2003Feb 8, 2005Chris KarabatsosHigh-speed data-rate converting and switching circuit
US6877079 *Feb 20, 2002Apr 5, 2005Samsung Electronics Co., Ltd.Memory system having point-to-point bus configuration
US6885572 *May 29, 2003Apr 26, 2005Elpida Memory, Inc.Semiconductor memory device
US6895474 *Apr 29, 2002May 17, 2005Micron Technology, Inc.Synchronous DRAM with selectable internal prefetch size
US7039782 *Oct 20, 2003May 2, 2006Rambus Inc.Memory system with channel multiplexing of multiple memory devices
US7187572 *Jan 29, 2003Mar 6, 2007Rambus Inc.Early read after write operation memory device, system and method
US7363422 *Jan 28, 2004Apr 22, 2008Rambus Inc.Configurable width buffered module
US7369444 *May 16, 2006May 6, 2008Rambus Inc.Early read after write operation memory device, system and method
US7505356 *Sep 11, 2007Mar 17, 2009Rambus Inc.Multi-column addressing mode memory system including an integrated circuit memory device
US7907470 *Feb 24, 2009Mar 15, 2011Rambus Inc.Multi-column addressing mode memory system including an integrated circuit memory device
US20030009612 *Mar 7, 2001Jan 9, 2003David LattaMemory interface and method of interfacing between functional entities
US20030048616 *Jul 16, 2002Mar 13, 2003Samsung Electronics Co., Ltd.Memory module
US20030052885 *Sep 7, 2001Mar 20, 2003Hampel Craig E.Granularity memory column access
US20040019756 *Nov 22, 2002Jan 29, 2004Perego Richard E.Memory device supporting a dynamically configurable core organization
US20040037133 *Aug 21, 2003Feb 26, 2004Park Myun-JooSemiconductor memory system having multiple system data buses
US20040073772 *Oct 11, 2002Apr 15, 2004Erdem HokenekMethod and apparatus for thread-based memory access in a multithreaded processor
US20050015539 *Jan 9, 2002Jan 20, 2005Takashi HoriiMemory system and memory card
US20050083721 *Oct 22, 2004Apr 21, 2005Hampel Craig E.Granularity memory column access
US20060004976 *Sep 7, 2005Jan 5, 2006Rader Sheila MShared memory architecture
US20060039227 *Aug 17, 2004Feb 23, 2006Lawrence LaiMemory device having staggered memory operations
US20060047899 *Oct 18, 2004Mar 2, 2006Junichi IldaStorage device control apparatus
US20060067146 *Sep 30, 2004Mar 30, 2006Steven WooIntegrated circuit memory system having dynamic memory bank count and page size
US20060072366 *Sep 30, 2004Apr 6, 2006Ware Frederick AMulti-column addressing mode memory system including an integrated circuit memory device
US20080028135 *Jul 31, 2006Jan 31, 2008Metaram, Inc.Multiple-component memory interface system and method
US20080062807 *Sep 11, 2007Mar 13, 2008Ware Frederick AMulti-column addressing mode memory system including an integrated circuit memory device
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7564735 *Jul 5, 2006Jul 21, 2009Qimonda AgMemory device, and method for operating a memory device
US7769942Jul 27, 2006Aug 3, 2010Rambus, Inc.Cross-threaded memory system
US7770077Jan 24, 2008Aug 3, 2010International Business Machines CorporationUsing cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem
US7818497Aug 31, 2007Oct 19, 2010International Business Machines CorporationBuffered memory module supporting two independent memory channels
US7840748Aug 31, 2007Nov 23, 2010International Business Machines CorporationBuffered memory module with multiple memory device data interface ports supporting double the memory capacity
US7861014Aug 31, 2007Dec 28, 2010International Business Machines CorporationSystem for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel
US7865674Aug 31, 2007Jan 4, 2011International Business Machines CorporationSystem for enhancing the memory bandwidth available through a memory module
US7899983 *Aug 31, 2007Mar 1, 2011International Business Machines CorporationBuffered memory module supporting double the memory device data width in the same physical space as a conventional memory module
US7925824Jan 24, 2008Apr 12, 2011International Business Machines CorporationSystem to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency
US7925825Jan 24, 2008Apr 12, 2011International Business Machines CorporationSystem to support a full asynchronous interface within a memory hub device
US7925826Jan 24, 2008Apr 12, 2011International Business Machines CorporationSystem to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency
US7930469Jan 24, 2008Apr 19, 2011International Business Machines CorporationSystem to provide memory system power reduction without reducing overall memory system performance
US7930470Jan 24, 2008Apr 19, 2011International Business Machines CorporationSystem to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller
US8019919Sep 5, 2007Sep 13, 2011International Business Machines CorporationMethod for enhancing the memory bandwidth available through a memory module
US8060692 *Jun 27, 2008Nov 15, 2011Intel CorporationMemory controller using time-staggered lockstep sub-channels with buffered memory
US8082482Aug 31, 2007Dec 20, 2011International Business Machines CorporationSystem for performing error correction operations in a memory hub device of a memory module
US8086936Aug 31, 2007Dec 27, 2011International Business Machines CorporationPerforming error correction at a memory device level that is transparent to a memory channel
US8140936Jan 24, 2008Mar 20, 2012International Business Machines CorporationSystem for a combined error correction code and cyclic redundancy check code for a memory channel
US8467486 *Nov 28, 2008Jun 18, 2013Mosaid Technologies IncorporatedMemory controller with flexible data alignment to clock
US8510495Jul 1, 2010Aug 13, 2013Rambus Inc.Cross-threaded memory system
US8621159Feb 3, 2010Dec 31, 2013Rambus Inc.Shared access memory scheme
US8781053Jul 4, 2008Jul 15, 2014Conversant Intellectual Property Management IncorporatedClock reproducing and timing method in a system having a plurality of devices
US8787034Mar 15, 2013Jul 22, 2014Invensas CorporationCo-support system and microelectronic assembly
US8823165Jan 9, 2012Sep 2, 2014Invensas CorporationMemory module in a package
US8837655May 6, 2013Sep 16, 2014Conversant Intellectual Property Management Inc.Memory controller with flexible data alignment to clock
US8848391Mar 15, 2013Sep 30, 2014Invensas CorporationCo-support component and microelectronic assembly
US8848392Mar 15, 2013Sep 30, 2014Invensas CorporationCo-support module and microelectronic assembly
US8854885 *Apr 30, 2013Oct 7, 2014Micron Technology, Inc.Apparatus and method for reduced peak power consumption during common operation of multi-nand flash memory devices
US8917532Oct 3, 2012Dec 23, 2014Invensas CorporationStub minimization with terminal grids offset from center of package
US8981547Apr 3, 2014Mar 17, 2015Invensas CorporationStub minimization for multi-die wirebond assemblies with parallel windows
US9070423Nov 8, 2013Jun 30, 2015Invensas CorporationSingle package dual channel memory with co-support
US9123555Oct 25, 2013Sep 1, 2015Invensas CorporationCo-support for XFD packaging
US9165639Nov 11, 2014Oct 20, 2015Rambus Inc.High capacity memory system using standard controller component
US9183920Dec 19, 2014Nov 10, 2015Rambus Inc.High capacity memory system using standard controller component
US9214455Dec 22, 2014Dec 15, 2015Invensas CorporationStub minimization with terminal grids offset from center of package
US9224431Mar 6, 2014Dec 29, 2015Invensas CorporationStub minimization using duplicate sets of signal terminals
US9232651Apr 15, 2015Jan 5, 2016Rambus Inc.Load reduced memory module
US9281271Feb 24, 2014Mar 8, 2016Invensas CorporationStub minimization using duplicate sets of signal terminals having modulo-x symmetry in assemblies without wirebonds to package substrate
US9281296Jul 31, 2014Mar 8, 2016Invensas CorporationDie stacking techniques in BGA memory package for small footprint CPU and memory motherboard design
US9287195Feb 21, 2014Mar 15, 2016Invensas CorporationStub minimization using duplicate sets of terminals having modulo-x symmetry for wirebond assemblies without windows
US9287216Aug 29, 2014Mar 15, 2016Invensas CorporationMemory module in a package
US9293444Aug 27, 2015Mar 22, 2016Invensas CorporationCo-support for XFD packaging
US9355021Jun 4, 2013May 31, 2016Rambus Inc.Cross-threaded memory system
US9368477Mar 15, 2013Jun 14, 2016Invensas CorporationCo-support circuit panel and microelectronic packages
US9373384 *Mar 18, 2013Jun 21, 2016Rambus Inc.Integrated circuit device having programmable input capacitance
US9377824Apr 3, 2014Jun 28, 2016Invensas CorporationMicroelectronic assembly including memory packages connected to circuit panel, the memory packages having stub minimization for wirebond assemblies without windows
US9423824Mar 16, 2015Aug 23, 2016Invensas CorporationStub minimization for multi-die wirebond assemblies with parallel windows
US9460758Jun 29, 2015Oct 4, 2016Invensas CorporationSingle package dual channel memory with co-support
US9484080Nov 9, 2015Nov 1, 2016Invensas CorporationHigh-bandwidth memory application with controlled impedance loading
US9496243Mar 14, 2016Nov 15, 2016Invensas CorporationMicroelectronic assembly with opposing microelectronic packages each having terminals with signal assignments that mirror each other with respect to a central axis
US9508629Feb 22, 2016Nov 29, 2016Invensas CorporationMemory module in a package
US20080008023 *Jul 5, 2006Jan 10, 2008Martin BroxMemory device, and method for operating a memory device
US20080028127 *Jul 27, 2006Jan 31, 2008Ware Frederick ACross-threaded memory system
US20080229029 *Dec 17, 2007Sep 18, 2008Hynix Seminconductor, Inc.Semiconductor Memory System Having Plurality of Ranks Incorporated Therein
US20090063785 *Aug 31, 2007Mar 5, 2009Gower Kevin CBuffered Memory Module Supporting Double the Memory Device Data Width in the Same Physical Space as a Conventional Memory Module
US20090154285 *Nov 28, 2008Jun 18, 2009Mosaid Technologies IncorporatedMemory controller with flexible data alignment to clock
US20090190429 *Jan 24, 2008Jul 30, 2009Brittain Mark ASystem to Provide Memory System Power Reduction Without Reducing Overall Memory System Performance
US20090327596 *Jun 27, 2008Dec 31, 2009Intel CorporationMemory controller using time-staggered lockstep sub-channels with buffered memory
US20110016278 *Mar 5, 2009Jan 20, 2011Frederick WareIndependent Threading of Memory Devices Disposed on Memory Modules
US20130111122 *Oct 31, 2011May 2, 2013Futurewei Technologies, Inc.Method and apparatus for network table lookups
US20130188656 *Mar 8, 2013Jul 25, 2013International Business Machines CorporationCommunicating Control Information for a Data Communications Link Via a Line Being Calibrated
US20130258755 *Mar 18, 2013Oct 3, 2013Rambus, Inc.Integrated circuit device having programmable input capacitance
US20150370731 *Nov 26, 2014Dec 24, 2015SK Hynix Inc.Memory system and method for operating the same
US20160217839 *Sep 24, 2014Jul 28, 2016Rambus Inc.High capacity memory system
WO2009137157A1 *Mar 5, 2009Nov 12, 2009Rambus Inc.Independent threading of memory devices disposed on memory modules
WO2014035950A1 *Aug 27, 2013Mar 6, 2014Invensas CorporationCo-support system and microelectronic assembly
WO2015048199A1 *Sep 24, 2014Apr 2, 2015Rambus Inc.High capacity memory system
Classifications
U.S. Classification711/167
International ClassificationG06F13/00
Cooperative ClassificationG06F13/4243, G11C7/1045, G11C7/1075, H05K2201/10159, G11C7/1012, Y02B60/1228, Y02B60/1235, G06F13/1684, G11C5/04, Y02P70/611, H05K2201/09227, H05K1/181, G06F13/1642, G06F13/1678, G06F13/1663
European ClassificationG11C5/04, G06F13/16D6, G11C7/10L3, G06F13/42C3S, H05K1/18B, G11C7/10M7, G11C7/10T
Legal Events
DateCodeEventDescription
Jun 2, 2006ASAssignment
Owner name: RAMBUS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAMPEL, CRAIG E;WARE, FREDERICK A;REEL/FRAME:017714/0834
Effective date: 20060601
Jun 27, 2006ASAssignment
Owner name: RAMBUS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAMPEL, CRAIG E.;WARE, FREDERICK A.;REEL/FRAME:017852/0764
Effective date: 20060601