US20070290257A1 - Structure and method for forming a shielded gate trench fet with the shield and gate electrodes being connected together - Google Patents
Structure and method for forming a shielded gate trench fet with the shield and gate electrodes being connected together Download PDFInfo
- Publication number
- US20070290257A1 US20070290257A1 US11/471,279 US47127906A US2007290257A1 US 20070290257 A1 US20070290257 A1 US 20070290257A1 US 47127906 A US47127906 A US 47127906A US 2007290257 A1 US2007290257 A1 US 2007290257A1
- Authority
- US
- United States
- Prior art keywords
- region
- electrode
- fet
- trench
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title description 19
- 239000004065 semiconductor Substances 0.000 claims abstract description 20
- 230000005669 field effect Effects 0.000 claims abstract description 8
- 210000000746 body region Anatomy 0.000 claims description 22
- 239000000758 substrate Substances 0.000 claims description 16
- 230000000737 periodic effect Effects 0.000 claims description 2
- 239000003989 dielectric material Substances 0.000 claims 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000005527 interface trap Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
Definitions
- the present invention relates in general to semiconductor power field effect transistors (FETs) and in particular to shielded gate trench FETs with their shield and gate electrodes connected together.
- FETs semiconductor power field effect transistors
- FIG. 1 is a simplified cross sectional view of a conventional shielded gate trench MOSFET.
- An n-type epitaxial layer 102 extends over n+ substrate 100 .
- N+ source regions 108 and p+ heavy body regions 106 are formed in a p-type body region 104 which is in turn formed in epitaxial layer 102 .
- Trench 110 extends through body region 104 and terminates in the drift region.
- Trench 110 includes a shield electrode 114 below a gate electrode 122 .
- Gate electrode 122 is insulated from its adjacent silicon regions by gate dielectric 120
- Shield electrode 114 is insulated from its adjacent silicon regions by a shield dielectric 112 which is thicker than gate dielectric 120 .
- the gate and shield electrodes are insulated from one another by a dielectric layer 116 also referred to as inter-electrode dielectric or IED.
- IED layer 116 must be of sufficient quality and thickness to support the potential difference that may exist between shield electrode 114 and gate electrode 122 .
- interface trap charges and dielectric trap charges in IED layer 116 or at the interface between the shield electrode 114 and IED layer 116 are associated primarily with the methods for forming the IED layer.
- the IED is typically formed by various processing methods. However, insuring a high-quality IED that is sufficiently robust and reliable enough to provide the required electrical characteristics results in complicated processes for forming the shielded gate trench FET. Accordingly, there is a need for structure and method of forming shielded gate trench FET that eliminate the need for a high-quality IED while maintaining or improving such electrical characteristics as on-resistance.
- a field effect transistor includes a plurality of trenches extending into a semiconductor region.
- Each trench includes a gate electrode and a shield electrode with an inter-electrode dielectric therebewteen, wherein the shield electrode and the gate electrode are electrically connected together.
- the shield electrode is in a lower portion of each trench, and is insulated from the semiconductor region by a shield dielectric.
- An inter-electrode dielectric extends over each shield electrode.
- the gate electrode is in an upper portion of each trench over the inter-electrode dielectric, and is insulated from the semiconductor region by a gate dielectric.
- the semiconductor region includes a drift region of a first conductivity type, a body region of a second conductivity type extending over the drift region, and source regions of the first conductivity type in the body region adjacent to the trench.
- the semiconductor region further includes a substrate of the first conductivity type, with the drift region extending over the substrate, wherein the trenches extend through the body region and terminate within the drift region.
- the trenches extend through the body region and the drift region and terminate within the substrate.
- the field effect transistor further includes an active region wherein the trenches are formed and a non-active region.
- the shield electrode and the gate electrode extend out of each trench and into the non-active region where the shield electrode and gate electrode are electrically connected together by a gate interconnect layer.
- the electrical connection between the shield and gate electrodes is made through periodic contact openings formed in a gate runner region of the non-active region.
- the shield electrode is electrically connected to the gate electrode by an additional connection through the inter-dielectric layer in each trench.
- the non-active region includes a termination region extending along a perimeter of a die housing the FET, the shield electrode and gate electrode extending out of each trench and into the termination region where the shield electrode and gate electrode are electrically connected together by a gate interconnect layer.
- a field effect transistor is formed as follows. A plurality of trenches is formed extending into a semiconductor region. A shield electrode is formed in a bottom portion of each trench. A gate electrode is formed in an upper portion of each trench over the shield electrode. A gate interconnect layer electrically connecting the shield electrode and the gate electrode is formed.
- a shield dielectric layer lining lower sidewalls and a bottom surface of each is formed prior to forming the shield electrode.
- a dielectric layer lining upper trench sidewalls and a surface of the shield electrode is formed before forming the gate electrode.
- the shield electrode and the gate electrode are formed so that both the shield electrode and gate electrode extend out of the trench and over a mesa region.
- a plurality of contact openings is formed in the portion of the gate electrode extending over the mesa region so as to expose surface areas of the shield electrode through the contact openings.
- the interconnect layer is formed to fill the contact openings thereby electrically connecting the shield and gate electrode to one another.
- the mesa region is in a non-active region of a die housing the FET.
- the dielectric layer is formed by oxidation of silicon.
- one or more openings are formed in a portion of the dielectric layer extending over the shield electrode prior to forming the gate electrode so that upon forming the gate electrode in the trench, the gate electrode electrically contacts the shield electrode through the one or more openings.
- FIG. 1 is a cross sectional view of a conventional shielded gate trench MOSFET
- FIGS. 2A-2H are simplified cross sectional views at various steps of a process for forming a shielded gate trench FET according to an embodiment of the invention.
- FIG. 3 is an isometric view of a portion of a gate runner in a shielded gate trench FET, according to an embodiment of the invention.
- FIGS. 2A-2H are simplified cross sectional views at various steps of a process for forming a shielded gate trench FET according to an embodiment of the invention.
- the left cross section views depict the sequence of steps leading to formation of the shield gate trench FET structure in the active region
- the right cross section views depict corresponding views of a transition region from active region to non-active region (from right to left).
- active region represents areas of a die housing the active cells
- non-active region represents areas of the die which do not include any active cells.
- the non-active region includes the termination region extending along the perimeter of the die and the gate runners extending along the perimeter or middle of the die or along both the perimeter and middle of the die.
- trench 210 is formed in a semiconductor region 202 , and then a shield dielectric 212 (e.g., comprising oxide) is formed lining the trench sidewalls and bottom surface and extending over mesa regions adjacent the trench.
- the right cross section view in each of FIGS. 2A-2H is through the center of the trench in the left cross section view, along a dimension perpendicular to the left cross section view.
- the right cross section view shows the trench of the left cross section view terminating at the edge of the active region.
- the cross section views are not to scale, and in particular, the physical dimensions (e.g., thickness) of the same layers or regions in the right and the left cross section views may not appear the same.
- shield dielectric 212 appears thinner in the right cross section view than the left.
- shield dielectric 212 extends along the bottom surface of trench 210 , and at the edge of the active region, extends up and out of trench 210 and over silicon region 202 .
- semiconductor region 202 includes an n-type epitaxial layer (not shown) formed over a highly doped n-type substrate (not shown), and trench 202 extends into and terminates within epitaxial layer.
- trench 202 extends through the epitaxial layer and terminates within the substrate.
- shield electrode 214 is formed along a bottom portion of trench 210 and is made electrically accessible in the non-active region of the die, as follows. Using known techniques, a conductive material (e.g., comprising doped or undoped polysilicon) is first formed filling the trench and extending over the mesa regions, and subsequently recessed deep into trench 210 to form shield electrode 214 .
- a conductive material e.g., comprising doped or undoped polysilicon
- a mask 211 is used to protect portions of the conductive material extending in the non-active region of the die.
- shield electrode 214 is thicker inside trench 210 than over the mesa surfaces in the non-active region of the die, as depicted in the right cross section view in FIG. 2B .
- Further mask 211 is applied such that, at the edge of the active region, the shield electrode extends out of trench 210 and over the mesa surface of the non-active region. Shield electrode 214 inside trench 210 is thus made available for electrical connectivity in the non-active region of the die.
- shield dielectric 212 is completely removed from along trench sidewalls and over mesa surfaces in the active region, as depicted by the right cross section view.
- the shield dielectric is thus recessed below the top surface of shield electrode 214 .
- shield electrode 214 is recessed so that its top surface becomes co-planar with that of the shield dielectric layer 212 . This provides a planar surface for the subsequent formation of gate/inter-electrode dielectric layer.
- a gate dielectric layer 216 extending along upper trench sidewalls is formed using conventional techniques.
- gate dielectric 216 is formed using conventional oxidation of silicon. This process also results in oxidation of shield electrode 214 thus forming an inter-electrode dielectric (IED) layer over gate electrode 214 .
- IED inter-electrode dielectric
- dielectric layer 216 extends along all exposed surfaces of the shield electrode 214 in the active and non-active regions. As further discussed below, the additional process steps typically required for forming a high-quality IED are eliminated.
- recessed gate electrode 222 is formed in trench 210 and is made electrically accessible in the non-active region as follows.
- a second conductive layer e.g., comprising doped polysilicon
- the second conductive layer is then recessed into trench 210 to form gate electrode 222 .
- a mask 219 is used to protect portions of the second conductive material extending in the non-active region of the die.
- gate electrode 222 is thicker inside trench 210 than over the mesa surfaces in the non-active region of the die, as depicted in the right cross section view in FIG. 2B .
- Further mask 219 is applied such that, at the edge of the active region, the recessed gate electrode 222 extends out of trench 210 and over the mesa surface of the non-active region. Gate electrode 222 inside trench 210 is thus made available for electrical connectivity in the non-active region of the die. Note that mask 219 does not extend over the entire shield electrode 214 in the non-active region. As will be seen, this facilitates contacting both the gate electrode and shield electrode through the same contact opening.
- p-type body regions 204 are formed in semiconductor region 202 using conventional body implant and drive in techniques. Highly doped n-type source regions 208 are then formed in body regions 216 adjacent trench 210 using conventional source implant techniques.
- a dielectric layer 224 such as BPSG, is formed over the structure using known techniques.
- dielectric layer 224 is patterned and etched to form source/body contact openings in the active region, followed by a dielectric flow.
- a dielectric dome 225 extending fully over gate electrode 222 and partially over source regions 208 is formed.
- P-type heavy body regions 206 are then formed in exposed semiconductor regions 202 using conventional implant techniques.
- the same masking/etching process for forming contact openings in the active region is used to form a contact opening 221 in dielectric layer 224 in the non-active region in order to expose a surface region and sidewall of gate electrode 222 and a surface region of shield electrode 214 , as shown in the right cross section view.
- an interconnect layer (e.g., comprising metal) is formed over the structure and then patterned to form source/body interconnect 226 A and gate interconnect 226 B.
- source/body interconnect 226 A contacts source regions 208 and heavy body regions 106 but is insulated from gate electrode 222 by dielectric dome 224 .
- gate metal 226 B contacts both shield electrode 214 and gate electrode 222 through contact opening 221 , thus shorting the two electrodes to one another.
- the shield electrode is connected and biased to the same potential as the gate electrode.
- the shield electrode is floating or connected to ground potential
- a high-quality IED is typically required to support the potential difference between the shield and gate electrodes.
- electrically connecting together the shield and gate electrodes eliminates the need for a high-quality IED.
- the shield electrode, although biased to the gate potential, still serves as a charge balance structure enabling the reduction of the on resistance for the same breakdown voltage.
- FIG. 3 is an isometric view of a portion of a gate runner in a shielded gate trench FET, according to an embodiment of the invention.
- the upper layers e.g., gate interconnect layer 326 B and dielectric layer 324 ) are peeled back in order to reveal the underlying structures.
- trenches 310 extending in parallel in the active region 341 terminate on either side of the gate runner region 340 .
- the gate runner region 340 is structurally symmetrical about line 3 - 3 , with each half being structurally similar to that shown in FIG. 2H .
- Shield dielectric 312 extends out of the rows of trenches 310 and onto the mesa surface in gate runner region 340 .
- each of shield electrode 314 , inter-electrode dielectric 316 and gate electrode 322 extend out of the rows of trenches 310 and onto the mesa surface in gate runner region 340 .
- Regions 311 represent the mesas between adjacent trenches in the active region 341 .
- Contact openings 321 expose surface areas of shield electrode 314 to which gate interconnect layer 326 B (e.g., comprising metal) makes electrical contact. Additionally, gate interconnect layer 326 B makes electrical contact with surface areas 332 of gate electrodes 322 exposed through dielectric layer 324 . It is desirable to minimize the gate resistance in order to minimize the delay in biasing the individual gate electrodes inside the trenches. For the same reasons, it is desirable to minimize the delay in biasing the individual shield electrodes inside the trenches. Accordingly, the frequency and shape of contact openings 321 in gate runner region 340 can be optimized to minimize the resistance and thus the delay from the gate pad to each of the gate and shield electrodes. The delay in biasing the shield and gate electrodes can be further reduced by forming the gate electrode to shield electrode contacts in both the gate runner regions and in the termination or edge regions of the die.
- gate interconnect layer 326 B e.g., comprising metal
- the shield and gate electrodes may be electrically connected in other ways according to other embodiments of the invention.
- the IED in each trench may be etched in certain places before forming the gate electrode over the IED.
- contact openings as shown in FIGS. 2H and 3 would not be necessary, and a gate interconnect contact to the gate electrode in each trench would also be coupled to the corresponding shield electrode through shorts in the IED.
- gate and shield electrode contacts may be formed through openings in the IED and through contact openings formed in the non-active regions such as the termination and gate runner regions.
Abstract
Description
- The present invention relates in general to semiconductor power field effect transistors (FETs) and in particular to shielded gate trench FETs with their shield and gate electrodes connected together.
- Shielded gate trench FETs are advantageous over conventional FETs in that the shield electrode reduces the gate-drain capacitance (Cgd) and improves the breakdown voltage of the transistor.
FIG. 1 is a simplified cross sectional view of a conventional shielded gate trench MOSFET. An n-typeepitaxial layer 102 extends overn+ substrate 100.N+ source regions 108 and p+heavy body regions 106 are formed in a p-type body region 104 which is in turn formed inepitaxial layer 102.Trench 110 extends throughbody region 104 and terminates in the drift region.Trench 110 includes ashield electrode 114 below agate electrode 122.Gate electrode 122 is insulated from its adjacent silicon regions by gate dielectric 120, andShield electrode 114 is insulated from its adjacent silicon regions by a shield dielectric 112 which is thicker than gate dielectric 120. - The gate and shield electrodes are insulated from one another by a
dielectric layer 116 also referred to as inter-electrode dielectric or IED. IEDlayer 116 must be of sufficient quality and thickness to support the potential difference that may exist betweenshield electrode 114 andgate electrode 122. In addition, interface trap charges and dielectric trap charges inIED layer 116 or at the interface between theshield electrode 114 andIED layer 116 are associated primarily with the methods for forming the IED layer. - The IED is typically formed by various processing methods. However, insuring a high-quality IED that is sufficiently robust and reliable enough to provide the required electrical characteristics results in complicated processes for forming the shielded gate trench FET. Accordingly, there is a need for structure and method of forming shielded gate trench FET that eliminate the need for a high-quality IED while maintaining or improving such electrical characteristics as on-resistance.
- According to an embodiment of the invention a field effect transistor includes a plurality of trenches extending into a semiconductor region. Each trench includes a gate electrode and a shield electrode with an inter-electrode dielectric therebewteen, wherein the shield electrode and the gate electrode are electrically connected together.
- In one embodiment, the shield electrode is in a lower portion of each trench, and is insulated from the semiconductor region by a shield dielectric. An inter-electrode dielectric extends over each shield electrode. The gate electrode is in an upper portion of each trench over the inter-electrode dielectric, and is insulated from the semiconductor region by a gate dielectric.
- In another embodiment, the semiconductor region includes a drift region of a first conductivity type, a body region of a second conductivity type extending over the drift region, and source regions of the first conductivity type in the body region adjacent to the trench.
- In another embodiment, the semiconductor region further includes a substrate of the first conductivity type, with the drift region extending over the substrate, wherein the trenches extend through the body region and terminate within the drift region.
- In another embodiment, the trenches extend through the body region and the drift region and terminate within the substrate.
- In another embodiment, the field effect transistor further includes an active region wherein the trenches are formed and a non-active region. The shield electrode and the gate electrode extend out of each trench and into the non-active region where the shield electrode and gate electrode are electrically connected together by a gate interconnect layer.
- In another embodiment, the electrical connection between the shield and gate electrodes is made through periodic contact openings formed in a gate runner region of the non-active region.
- In yet another embodiment, the shield electrode is electrically connected to the gate electrode by an additional connection through the inter-dielectric layer in each trench.
- In another embodiment, the non-active region includes a termination region extending along a perimeter of a die housing the FET, the shield electrode and gate electrode extending out of each trench and into the termination region where the shield electrode and gate electrode are electrically connected together by a gate interconnect layer.
- In accordance with another embodiment of the invention, a field effect transistor is formed as follows. A plurality of trenches is formed extending into a semiconductor region. A shield electrode is formed in a bottom portion of each trench. A gate electrode is formed in an upper portion of each trench over the shield electrode. A gate interconnect layer electrically connecting the shield electrode and the gate electrode is formed.
- In one embodiment, a shield dielectric layer lining lower sidewalls and a bottom surface of each is formed prior to forming the shield electrode. A dielectric layer lining upper trench sidewalls and a surface of the shield electrode is formed before forming the gate electrode.
- In another embodiment, the shield electrode and the gate electrode are formed so that both the shield electrode and gate electrode extend out of the trench and over a mesa region. A plurality of contact openings is formed in the portion of the gate electrode extending over the mesa region so as to expose surface areas of the shield electrode through the contact openings. The interconnect layer is formed to fill the contact openings thereby electrically connecting the shield and gate electrode to one another.
- In another embodiment, the mesa region is in a non-active region of a die housing the FET.
- In another embodiment, the dielectric layer is formed by oxidation of silicon.
- In another embodiment, one or more openings are formed in a portion of the dielectric layer extending over the shield electrode prior to forming the gate electrode so that upon forming the gate electrode in the trench, the gate electrode electrically contacts the shield electrode through the one or more openings.
-
FIG. 1 is a cross sectional view of a conventional shielded gate trench MOSFET; -
FIGS. 2A-2H are simplified cross sectional views at various steps of a process for forming a shielded gate trench FET according to an embodiment of the invention; and -
FIG. 3 is an isometric view of a portion of a gate runner in a shielded gate trench FET, according to an embodiment of the invention. -
FIGS. 2A-2H are simplified cross sectional views at various steps of a process for forming a shielded gate trench FET according to an embodiment of the invention. InFIGS. 2A-2H , the left cross section views depict the sequence of steps leading to formation of the shield gate trench FET structure in the active region, and the right cross section views depict corresponding views of a transition region from active region to non-active region (from right to left). In this disclosure, “active region” represents areas of a die housing the active cells, and “non-active region” represents areas of the die which do not include any active cells. The non-active region includes the termination region extending along the perimeter of the die and the gate runners extending along the perimeter or middle of the die or along both the perimeter and middle of the die. - In
FIG. 2A , using conventional techniques,trench 210 is formed in asemiconductor region 202, and then a shield dielectric 212 (e.g., comprising oxide) is formed lining the trench sidewalls and bottom surface and extending over mesa regions adjacent the trench. The right cross section view in each ofFIGS. 2A-2H is through the center of the trench in the left cross section view, along a dimension perpendicular to the left cross section view. Thus, the right cross section view shows the trench of the left cross section view terminating at the edge of the active region. Also, the cross section views are not to scale, and in particular, the physical dimensions (e.g., thickness) of the same layers or regions in the right and the left cross section views may not appear the same. For example, inFIG. 2A , shield dielectric 212 appears thinner in the right cross section view than the left. - As shown in the right cross section view of
FIG. 2A , shield dielectric 212 extends along the bottom surface oftrench 210, and at the edge of the active region, extends up and out oftrench 210 and oversilicon region 202. In oneembodiment semiconductor region 202 includes an n-type epitaxial layer (not shown) formed over a highly doped n-type substrate (not shown), andtrench 202 extends into and terminates within epitaxial layer. In another variation,trench 202 extends through the epitaxial layer and terminates within the substrate. - In
FIG. 2B ,shield electrode 214 is formed along a bottom portion oftrench 210 and is made electrically accessible in the non-active region of the die, as follows. Using known techniques, a conductive material (e.g., comprising doped or undoped polysilicon) is first formed filling the trench and extending over the mesa regions, and subsequently recessed deep intotrench 210 to formshield electrode 214. - During recessing of the conductive material, a
mask 211 is used to protect portions of the conductive material extending in the non-active region of the die. As a result,shield electrode 214 is thicker insidetrench 210 than over the mesa surfaces in the non-active region of the die, as depicted in the right cross section view inFIG. 2B .Further mask 211 is applied such that, at the edge of the active region, the shield electrode extends out oftrench 210 and over the mesa surface of the non-active region.Shield electrode 214 insidetrench 210 is thus made available for electrical connectivity in the non-active region of the die. - In
FIG. 2C , using known methods,shield dielectric 212 is completely removed from along trench sidewalls and over mesa surfaces in the active region, as depicted by the right cross section view. The shield dielectric is thus recessed below the top surface ofshield electrode 214. In one embodiment,shield electrode 214 is recessed so that its top surface becomes co-planar with that of theshield dielectric layer 212. This provides a planar surface for the subsequent formation of gate/inter-electrode dielectric layer. - In
FIG. 2D , agate dielectric layer 216 extending along upper trench sidewalls is formed using conventional techniques. In one embodiment,gate dielectric 216 is formed using conventional oxidation of silicon. This process also results in oxidation ofshield electrode 214 thus forming an inter-electrode dielectric (IED) layer overgate electrode 214. As shown in the right cross section view,dielectric layer 216 extends along all exposed surfaces of theshield electrode 214 in the active and non-active regions. As further discussed below, the additional process steps typically required for forming a high-quality IED are eliminated. - In
FIG. 2E , recessedgate electrode 222 is formed intrench 210 and is made electrically accessible in the non-active region as follows. Using conventional techniques, a second conductive layer (e.g., comprising doped polysilicon) is formed fillingtrench 210 and extending over the mesa surfaces in the active and non-active regions of the die. The second conductive layer is then recessed intotrench 210 to formgate electrode 222. - During recessing of the second conductive layer, a
mask 219 is used to protect portions of the second conductive material extending in the non-active region of the die. As a result,gate electrode 222 is thicker insidetrench 210 than over the mesa surfaces in the non-active region of the die, as depicted in the right cross section view inFIG. 2B .Further mask 219 is applied such that, at the edge of the active region, the recessedgate electrode 222 extends out oftrench 210 and over the mesa surface of the non-active region.Gate electrode 222 insidetrench 210 is thus made available for electrical connectivity in the non-active region of the die. Note thatmask 219 does not extend over theentire shield electrode 214 in the non-active region. As will be seen, this facilitates contacting both the gate electrode and shield electrode through the same contact opening. - In
FIG. 2E , p-type body regions 204 are formed insemiconductor region 202 using conventional body implant and drive in techniques. Highly doped n-type source regions 208 are then formed inbody regions 216adjacent trench 210 using conventional source implant techniques. - In
FIG. 2F , adielectric layer 224, such as BPSG, is formed over the structure using known techniques. InFIG. 2G ,dielectric layer 224 is patterned and etched to form source/body contact openings in the active region, followed by a dielectric flow. As shown in the left cross section, a dielectric dome 225 extending fully overgate electrode 222 and partially oversource regions 208 is formed. P-typeheavy body regions 206 are then formed in exposedsemiconductor regions 202 using conventional implant techniques. The same masking/etching process for forming contact openings in the active region is used to form acontact opening 221 indielectric layer 224 in the non-active region in order to expose a surface region and sidewall ofgate electrode 222 and a surface region ofshield electrode 214, as shown in the right cross section view. - In
FIG. 2H , an interconnect layer (e.g., comprising metal) is formed over the structure and then patterned to form source/body interconnect 226A andgate interconnect 226B. As shown in the left cross section view, source/body interconnect 226A contacts sourceregions 208 andheavy body regions 106 but is insulated fromgate electrode 222 bydielectric dome 224. As shown in the right cross section view,gate metal 226B contacts bothshield electrode 214 andgate electrode 222 throughcontact opening 221, thus shorting the two electrodes to one another. - Thus, contrary to conventional shielded gate FETs wherein the shield electrode either floats (i.e., is electrically unbiased) or is biased to the source potential (e.g., ground potential), in the FET embodiment shown in
FIG. 2H , the shield electrode is connected and biased to the same potential as the gate electrode. In conventional FETs where the shield electrode is floating or connected to ground potential, a high-quality IED is typically required to support the potential difference between the shield and gate electrodes. However, electrically connecting together the shield and gate electrodes eliminates the need for a high-quality IED. The shield electrode, although biased to the gate potential, still serves as a charge balance structure enabling the reduction of the on resistance for the same breakdown voltage. Thus, a low on-resistance for the same breakdown voltage is obtained while the process steps associated with forming a high quality IED are eliminated. Theoretically, such a structure would not even need an IED, but the IED is formed naturally during the formation of gate dielectric. Thus, a high performance transistor is formed using a simple manufacturing process. - The electrical contact between the gate and shield electrodes may be formed in any non-active region, such as in the termination or edge regions of the die, or in the middle of the die where the gate runners extend as shown in
FIG. 3 .FIG. 3 is an isometric view of a portion of a gate runner in a shielded gate trench FET, according to an embodiment of the invention. The upper layers (e.g.,gate interconnect layer 326B and dielectric layer 324) are peeled back in order to reveal the underlying structures. As shown,trenches 310 extending in parallel in theactive region 341 terminate on either side of thegate runner region 340. - The
gate runner region 340 is structurally symmetrical about line 3-3, with each half being structurally similar to that shown inFIG. 2H .Shield dielectric 312 extends out of the rows oftrenches 310 and onto the mesa surface ingate runner region 340. Likewise, each ofshield electrode 314,inter-electrode dielectric 316 andgate electrode 322 extend out of the rows oftrenches 310 and onto the mesa surface ingate runner region 340.Regions 311 represent the mesas between adjacent trenches in theactive region 341. - Contact
openings 321 expose surface areas ofshield electrode 314 to whichgate interconnect layer 326B (e.g., comprising metal) makes electrical contact. Additionally,gate interconnect layer 326B makes electrical contact with surface areas 332 ofgate electrodes 322 exposed throughdielectric layer 324. It is desirable to minimize the gate resistance in order to minimize the delay in biasing the individual gate electrodes inside the trenches. For the same reasons, it is desirable to minimize the delay in biasing the individual shield electrodes inside the trenches. Accordingly, the frequency and shape ofcontact openings 321 ingate runner region 340 can be optimized to minimize the resistance and thus the delay from the gate pad to each of the gate and shield electrodes. The delay in biasing the shield and gate electrodes can be further reduced by forming the gate electrode to shield electrode contacts in both the gate runner regions and in the termination or edge regions of the die. - The shield and gate electrodes may be electrically connected in other ways according to other embodiments of the invention. For example, the IED in each trench may be etched in certain places before forming the gate electrode over the IED. In this embodiment, contact openings as shown in
FIGS. 2H and 3 would not be necessary, and a gate interconnect contact to the gate electrode in each trench would also be coupled to the corresponding shield electrode through shorts in the IED. According to the other embodiments, gate and shield electrode contacts may be formed through openings in the IED and through contact openings formed in the non-active regions such as the termination and gate runner regions. The elimination of the need to form a high-quality IED results in a simplified and more controllable process for forming shielded gate trench MOSFETs with improved drain-to-source on-resistance RDSon. - The principles of the invention may be applied to any shielded gate FET structures such as those shown in
FIGS. 3A , 3B, 4A, 4C, 6-8, 9A-9C, 11, 12, 15, 16, 24 and 26A-26C of patent application Ser. No. 11/026,276, titled “Power Semiconductor Devices and Methods of Manufacture,” which disclosure is incorporated herein by reference in its entirety for all purposes. - While the above provides a complete description of the preferred embodiments of the invention, many alternatives, modifications, and equivalents are possible. Those skilled in the art will appreciate that the same techniques can apply to other types of super junction structures as well as more broadly to other kinds of devices including lateral devices. For example, while embodiments of the invention are described in the context of n-channel MOSFETs, the principles of the invention may be applied to p-channel MOSFETs by merely reversing the conductivity type of the various regions. Therefore, the above description should not be taken as limiting the scope of the invention, which is defined by the appended claims.
Claims (21)
Priority Applications (13)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/471,279 US7319256B1 (en) | 2006-06-19 | 2006-06-19 | Shielded gate trench FET with the shield and gate electrodes being connected together |
KR1020087030499A KR101437701B1 (en) | 2006-06-19 | 2007-05-21 | Structure and method for forming a shielded gate trench fet with the shield and gate electrodes being connected together |
CN2010102251608A CN101908562B (en) | 2006-06-19 | 2007-05-21 | Structure and method for forming a shielded gate trench FET |
CN2007800230139A CN101473443B (en) | 2006-06-19 | 2007-05-21 | Structure and method for forming a shielded gate trench FET with the shield and gate electrodes being connected together |
DE112007001454T DE112007001454T5 (en) | 2006-06-19 | 2007-05-21 | A structure and method of forming a shielded gate trench fuse, wherein the shield and gate electrodes are interconnected |
PCT/US2007/069329 WO2007149666A2 (en) | 2006-06-19 | 2007-05-21 | Structure and method for forming a shielded gate trench fet with the shield and gate electrodes being connected together |
MYPI20085046A MY147032A (en) | 2006-06-19 | 2007-05-21 | Structure and method for forming a shielded gate trench fet with the shield and gate electrodes being connected together |
AT0928507A AT505888A2 (en) | 2006-06-19 | 2007-05-21 | CONSTRUCTION AND METHOD FOR FORMING A TRENCH FET WITH A SHIELDED GATE, WHERE THE SHIELDING AND GATE ELECTRODE ARE CONNECTED TO EACH OTHER |
JP2009516615A JP5363978B2 (en) | 2006-06-19 | 2007-05-21 | Structure of shield gate trench FET having shield electrode and gate electrode connected to each other and method of forming the same |
TW096118749A TWI443824B (en) | 2006-06-19 | 2007-05-25 | Structure and method for forming a shielded gate trench fet with the shield and gate electrodes being connected together |
US11/938,583 US7473603B2 (en) | 2006-06-19 | 2007-11-12 | Method for forming a shielded gate trench FET with the shield and gate electrodes being connected together |
US12/268,616 US7859047B2 (en) | 2006-06-19 | 2008-11-11 | Shielded gate trench FET with the shield and gate electrodes connected together in non-active region |
US12/978,824 US20110204436A1 (en) | 2006-06-19 | 2010-12-27 | Shielded Gate Trench FET with the Shield and Gate Electrodes Connected Together in Non-active Region |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/471,279 US7319256B1 (en) | 2006-06-19 | 2006-06-19 | Shielded gate trench FET with the shield and gate electrodes being connected together |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/938,583 Division US7473603B2 (en) | 2006-06-19 | 2007-11-12 | Method for forming a shielded gate trench FET with the shield and gate electrodes being connected together |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070290257A1 true US20070290257A1 (en) | 2007-12-20 |
US7319256B1 US7319256B1 (en) | 2008-01-15 |
Family
ID=38834205
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/471,279 Active US7319256B1 (en) | 2006-06-19 | 2006-06-19 | Shielded gate trench FET with the shield and gate electrodes being connected together |
US11/938,583 Active US7473603B2 (en) | 2006-06-19 | 2007-11-12 | Method for forming a shielded gate trench FET with the shield and gate electrodes being connected together |
US12/268,616 Active 2026-11-22 US7859047B2 (en) | 2006-06-19 | 2008-11-11 | Shielded gate trench FET with the shield and gate electrodes connected together in non-active region |
US12/978,824 Abandoned US20110204436A1 (en) | 2006-06-19 | 2010-12-27 | Shielded Gate Trench FET with the Shield and Gate Electrodes Connected Together in Non-active Region |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/938,583 Active US7473603B2 (en) | 2006-06-19 | 2007-11-12 | Method for forming a shielded gate trench FET with the shield and gate electrodes being connected together |
US12/268,616 Active 2026-11-22 US7859047B2 (en) | 2006-06-19 | 2008-11-11 | Shielded gate trench FET with the shield and gate electrodes connected together in non-active region |
US12/978,824 Abandoned US20110204436A1 (en) | 2006-06-19 | 2010-12-27 | Shielded Gate Trench FET with the Shield and Gate Electrodes Connected Together in Non-active Region |
Country Status (9)
Country | Link |
---|---|
US (4) | US7319256B1 (en) |
JP (1) | JP5363978B2 (en) |
KR (1) | KR101437701B1 (en) |
CN (2) | CN101908562B (en) |
AT (1) | AT505888A2 (en) |
DE (1) | DE112007001454T5 (en) |
MY (1) | MY147032A (en) |
TW (1) | TWI443824B (en) |
WO (1) | WO2007149666A2 (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007002857A2 (en) * | 2005-06-29 | 2007-01-04 | Fairchild Semiconductor Corporation | Structures and methods for forming shielded gate field effect transistors |
US20080290407A1 (en) * | 2007-05-25 | 2008-11-27 | Mitsubishi Electric Corporation | Semiconductor device |
US20100013009A1 (en) * | 2007-12-14 | 2010-01-21 | James Pan | Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance |
US7718545B1 (en) * | 2006-10-30 | 2010-05-18 | Hewlett-Packard Development Company, L.P. | Fabrication process |
US20100123188A1 (en) * | 2008-11-14 | 2010-05-20 | Prasad Venkatraman | Semiconductor device having trench shield electrode structure |
US20100123187A1 (en) * | 2008-11-14 | 2010-05-20 | Burke Peter A | Contact structure for semiconductor device having trench shield electrode and method |
US20110121384A1 (en) * | 2008-07-25 | 2011-05-26 | Nxp B.V. | Trench-gate semiconductor device |
CN102246306A (en) * | 2008-12-08 | 2011-11-16 | 飞兆半导体公司 | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US20130207227A1 (en) * | 2012-02-09 | 2013-08-15 | Vishay-Siliconix | Mosfet termination trench |
US8552535B2 (en) | 2008-11-14 | 2013-10-08 | Semiconductor Components Industries, Llc | Trench shielding structure for semiconductor device and method |
US8963212B2 (en) | 2008-12-08 | 2015-02-24 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US9202910B2 (en) | 2013-04-30 | 2015-12-01 | Infineon Technologies Austria Ag | Lateral power semiconductor device and method for manufacturing a lateral power semiconductor device |
US9431249B2 (en) | 2011-12-01 | 2016-08-30 | Vishay-Siliconix | Edge termination for super junction MOSFET devices |
US9484451B2 (en) | 2007-10-05 | 2016-11-01 | Vishay-Siliconix | MOSFET active area and edge termination area charge balance |
US20170250271A1 (en) * | 2013-03-12 | 2017-08-31 | Infineon Technologies Ag | Semiconductor Device Having an Active Trench and a Body Trench |
US9842911B2 (en) | 2012-05-30 | 2017-12-12 | Vishay-Siliconix | Adaptive charge balanced edge termination |
US9882044B2 (en) | 2014-08-19 | 2018-01-30 | Vishay-Siliconix | Edge termination for super-junction MOSFETs |
US9887259B2 (en) | 2014-06-23 | 2018-02-06 | Vishay-Siliconix | Modulated super junction power MOSFET devices |
US10658351B2 (en) | 2017-08-22 | 2020-05-19 | Semiconductor Components Industries, Llc | Electronic device including a transistor having structures with different characteristics |
US10784373B1 (en) | 2019-03-14 | 2020-09-22 | Semiconductor Components Industries, Llc | Insulated gated field effect transistor structure having shielded source and method |
US11183569B2 (en) * | 2018-12-07 | 2021-11-23 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
US11222976B2 (en) | 2019-03-14 | 2022-01-11 | Semiconductor Components Industries, Llc | Insulated gated field effect transistor structure having shielded source and method |
Families Citing this family (94)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005340626A (en) * | 2004-05-28 | 2005-12-08 | Toshiba Corp | Semiconductor device |
JP4955222B2 (en) | 2005-05-20 | 2012-06-20 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
CN101536163B (en) | 2005-06-10 | 2013-03-06 | 飞兆半导体公司 | Charge balance field effect transistor |
US8236651B2 (en) * | 2009-08-14 | 2012-08-07 | Alpha And Omega Semiconductor Incorporated | Shielded gate trench MOSFET device and fabrication |
US8193580B2 (en) * | 2009-08-14 | 2012-06-05 | Alpha And Omega Semiconductor, Inc. | Shielded gate trench MOSFET device and fabrication |
US8618601B2 (en) * | 2009-08-14 | 2013-12-31 | Alpha And Omega Semiconductor Incorporated | Shielded gate trench MOSFET with increased source-metal contact |
US7319256B1 (en) * | 2006-06-19 | 2008-01-15 | Fairchild Semiconductor Corporation | Shielded gate trench FET with the shield and gate electrodes being connected together |
US20080150013A1 (en) * | 2006-12-22 | 2008-06-26 | Alpha & Omega Semiconductor, Ltd | Split gate formation with high density plasma (HDP) oxide layer as inter-polysilicon insulation layer |
DE102006062011B4 (en) * | 2006-12-29 | 2008-12-18 | Infineon Technologies Ag | Field effect transistor and a method for producing a field effect transistor |
US8058687B2 (en) * | 2007-01-30 | 2011-11-15 | Alpha & Omega Semiconductor, Ltd. | Split gate with different gate materials and work functions to reduce gate resistance of ultra high density MOSFET |
JP5298432B2 (en) * | 2007-01-31 | 2013-09-25 | 富士電機株式会社 | Semiconductor device and manufacturing method thereof |
JP5183959B2 (en) * | 2007-04-23 | 2013-04-17 | 新日本無線株式会社 | Method for manufacturing MOSFET type semiconductor device |
US8497549B2 (en) * | 2007-08-21 | 2013-07-30 | Fairchild Semiconductor Corporation | Method and structure for shielded gate trench FET |
CN101868856B (en) | 2007-09-21 | 2014-03-12 | 飞兆半导体公司 | Superjunction structures for power devices and methods of manufacture |
KR100940643B1 (en) * | 2007-12-24 | 2010-02-05 | 주식회사 동부하이텍 | Method of fabricating semiconductor device |
JP2009188294A (en) * | 2008-02-08 | 2009-08-20 | Nec Electronics Corp | Power mosfet |
US7807576B2 (en) * | 2008-06-20 | 2010-10-05 | Fairchild Semiconductor Corporation | Structure and method for forming a thick bottom dielectric (TBD) for trench-gate devices |
US7936009B2 (en) | 2008-07-09 | 2011-05-03 | Fairchild Semiconductor Corporation | Shielded gate trench FET with an inter-electrode dielectric having a low-k dielectric therein |
US7893488B2 (en) * | 2008-08-20 | 2011-02-22 | Alpha & Omega Semiconductor, Inc. | Charged balanced devices with shielded gate trench |
US8044459B2 (en) | 2008-11-10 | 2011-10-25 | Infineon Technologies Austria Ag | Semiconductor device with trench field plate including first and second semiconductor materials |
US8664713B2 (en) * | 2008-12-31 | 2014-03-04 | Stmicroelectronics S.R.L. | Integrated power device on a semiconductor substrate having an improved trench gate structure |
US8227855B2 (en) * | 2009-02-09 | 2012-07-24 | Fairchild Semiconductor Corporation | Semiconductor devices with stable and controlled avalanche characteristics and methods of fabricating the same |
US8148749B2 (en) * | 2009-02-19 | 2012-04-03 | Fairchild Semiconductor Corporation | Trench-shielded semiconductor device |
US8049276B2 (en) | 2009-06-12 | 2011-11-01 | Fairchild Semiconductor Corporation | Reduced process sensitivity of electrode-semiconductor rectifiers |
US7952141B2 (en) * | 2009-07-24 | 2011-05-31 | Fairchild Semiconductor Corporation | Shield contacts in a shielded gate MOSFET |
WO2011019378A1 (en) * | 2009-08-14 | 2011-02-17 | Alpha And Omega Semiconductor Incorporated | Shielded gate trench mosfet device and fabrication |
US8252647B2 (en) * | 2009-08-31 | 2012-08-28 | Alpha & Omega Semiconductor Incorporated | Fabrication of trench DMOS device having thick bottom shielding oxide |
TWI380448B (en) * | 2009-09-16 | 2012-12-21 | Anpec Electronics Corp | Overlapping trench gate semiconductor device and manufacturing method thereof |
US8105903B2 (en) * | 2009-09-21 | 2012-01-31 | Force Mos Technology Co., Ltd. | Method for making a trench MOSFET with shallow trench structures |
US20110084332A1 (en) * | 2009-10-08 | 2011-04-14 | Vishay General Semiconductor, Llc. | Trench termination structure |
US9425305B2 (en) | 2009-10-20 | 2016-08-23 | Vishay-Siliconix | Structures of and methods of fabricating split gate MIS devices |
US9419129B2 (en) | 2009-10-21 | 2016-08-16 | Vishay-Siliconix | Split gate semiconductor device with curved gate oxide profile |
US8138605B2 (en) * | 2009-10-26 | 2012-03-20 | Alpha & Omega Semiconductor, Inc. | Multiple layer barrier metal for device component formed in contact trench |
US8072028B2 (en) | 2009-10-26 | 2011-12-06 | Infineon Technologies Austria Ag | Method and device including transistor component having a field electrode |
KR101102658B1 (en) * | 2009-11-27 | 2012-01-04 | 주식회사 하이닉스반도체 | Wafer and method for manufacturing thereof |
US8129778B2 (en) * | 2009-12-02 | 2012-03-06 | Fairchild Semiconductor Corporation | Semiconductor devices and methods for making the same |
EP2543072B1 (en) | 2010-03-02 | 2021-10-06 | Vishay-Siliconix | Structures and methods of fabricating dual gate devices |
JP6008377B2 (en) * | 2010-03-03 | 2016-10-19 | ルネサスエレクトロニクス株式会社 | P-channel power MOSFET |
US8431457B2 (en) * | 2010-03-11 | 2013-04-30 | Alpha And Omega Semiconductor Incorporated | Method for fabricating a shielded gate trench MOS with improved source pickup layout |
JP2011199109A (en) * | 2010-03-23 | 2011-10-06 | Renesas Electronics Corp | Power mosfet |
US9252239B2 (en) * | 2014-05-31 | 2016-02-02 | Alpha And Omega Semiconductor Incorporated | Semiconductor power devices manufactured with self-aligned processes and more reliable electrical contacts |
US8779510B2 (en) * | 2010-06-01 | 2014-07-15 | Alpha And Omega Semiconductor Incorporated | Semiconductor power devices manufactured with self-aligned processes and more reliable electrical contacts |
DE102010034116B3 (en) * | 2010-08-12 | 2012-01-12 | Infineon Technologies Austria Ag | Method for producing an insulation layer between two electrodes |
US8476676B2 (en) | 2011-01-20 | 2013-07-02 | Alpha And Omega Semiconductor Incorporated | Trench poly ESD formation for trench MOS and SGT |
US8598654B2 (en) | 2011-03-16 | 2013-12-03 | Fairchild Semiconductor Corporation | MOSFET device with thick trench bottom oxide |
US8610205B2 (en) * | 2011-03-16 | 2013-12-17 | Fairchild Semiconductor Corporation | Inter-poly dielectric in a shielded gate MOSFET device |
US9570404B2 (en) | 2011-04-28 | 2017-02-14 | Alpha And Omega Semiconductor Incorporated | Flexible Crss adjustment in a SGT MOSFET to smooth waveforms and to avoid EMI in DC-DC application |
JP2014518017A (en) * | 2011-05-18 | 2014-07-24 | ビシャイ‐シリコニックス | Semiconductor device |
US8829603B2 (en) | 2011-08-18 | 2014-09-09 | Alpha And Omega Semiconductor Incorporated | Shielded gate trench MOSFET package |
US9054133B2 (en) | 2011-09-21 | 2015-06-09 | Globalfoundries Singapore Pte. Ltd. | High voltage trench transistor |
US8492226B2 (en) * | 2011-09-21 | 2013-07-23 | Globalfoundries Singapore Pte. Ltd. | Trench transistor |
US8872278B2 (en) | 2011-10-25 | 2014-10-28 | Fairchild Semiconductor Corporation | Integrated gate runner and field implant termination for trench devices |
US9159786B2 (en) | 2012-02-20 | 2015-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dual gate lateral MOSFET |
KR101893615B1 (en) * | 2012-06-15 | 2018-08-31 | 매그나칩 반도체 유한회사 | Semiconductor Device and Fabricating Method Thereof |
CN103035714A (en) * | 2012-06-21 | 2013-04-10 | 上海华虹Nec电子有限公司 | Cellular structure of super junction metal oxide semiconductor field effect transistor (MOSFET) |
ITTO20120742A1 (en) | 2012-08-24 | 2014-02-25 | St Microelectronics Srl | SEMICONDUCTOR DEVICE WITH IMPROVED LINEAR AND SWITCHING OPERATING MODES, METHOD OF MANUFACTURING THE SEMICONDUCTOR DEVICE, AND METHOD OF POLARIZATION OF THE SEMICONDUCTOR DEVICE |
CN103633068B (en) * | 2012-08-26 | 2016-08-10 | 万国半导体股份有限公司 | In SGT MOSFET, flexible CRSS avoids electromagnetic interference in DC-to-dc device with smooth waveform |
JP2014063771A (en) * | 2012-09-19 | 2014-04-10 | Toshiba Corp | Semiconductor device |
US9099419B2 (en) * | 2012-10-09 | 2015-08-04 | Infineon Technologies Ag | Test method and test arrangement |
US9184284B2 (en) | 2012-12-31 | 2015-11-10 | Infineon Technologies Ag | Method for operating field-effect transistor, field-effect transistor and circuit configuration |
JP6170812B2 (en) * | 2013-03-19 | 2017-07-26 | 株式会社東芝 | Manufacturing method of semiconductor device |
US9570553B2 (en) * | 2013-08-19 | 2017-02-14 | Infineon Technologies Austria Ag | Semiconductor chip with integrated series resistances |
KR20150030799A (en) | 2013-09-12 | 2015-03-23 | 매그나칩 반도체 유한회사 | Semiconductor Device and Fabricating Method Thereof |
KR101790818B1 (en) * | 2013-10-28 | 2017-10-27 | 매그나칩 반도체 유한회사 | Semiconductor device |
US10395970B2 (en) * | 2013-12-05 | 2019-08-27 | Vishay-Siliconix | Dual trench structure |
US20150263139A1 (en) * | 2014-03-12 | 2015-09-17 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9595587B2 (en) | 2014-04-23 | 2017-03-14 | Alpha And Omega Semiconductor Incorporated | Split poly connection via through-poly-contact (TPC) in split-gate based power MOSFETs |
KR102026543B1 (en) | 2014-08-19 | 2019-09-27 | 비쉐이-실리코닉스 | Electronic circuit |
JP2016181618A (en) | 2015-03-24 | 2016-10-13 | 株式会社デンソー | Semiconductor device |
US9680003B2 (en) | 2015-03-27 | 2017-06-13 | Nxp Usa, Inc. | Trench MOSFET shield poly contact |
DE102015108440B3 (en) * | 2015-05-28 | 2016-10-06 | Infineon Technologies Ag | STRIPULAR ELECTRODE STRUCTURE, INCLUDING A MAIN PART, WITH A FIELD ELECTRODE AND A FINAL PART OF THE ELECTRODE STRUCTURE |
US9673314B2 (en) | 2015-07-08 | 2017-06-06 | Vishay-Siliconix | Semiconductor device with non-uniform trench oxide layer |
US9515178B1 (en) | 2015-09-10 | 2016-12-06 | Freescale Semiconductor, Inc. | Shielded trench semiconductor devices and related fabrication methods |
KR101788415B1 (en) * | 2015-12-30 | 2017-10-20 | 매그나칩 반도체 유한회사 | Semiconductor Device and Fabricating Method thereof |
WO2017122318A1 (en) * | 2016-01-14 | 2017-07-20 | 新電元工業株式会社 | Semiconductor device |
JP6472776B2 (en) * | 2016-02-01 | 2019-02-20 | 富士電機株式会社 | Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device |
US9653410B1 (en) | 2016-03-15 | 2017-05-16 | Nxp Usa, Inc. | Transistor with shield structure, packaged device, and method of manufacture |
US9991378B2 (en) * | 2016-06-20 | 2018-06-05 | Sinopower Semiconductor, Inc. | Trench power semiconductor device |
CN107527800B (en) * | 2016-06-22 | 2021-05-11 | 无锡华润上华科技有限公司 | Trench gate structure and method of manufacturing the same |
CN107871665B (en) * | 2016-09-28 | 2020-04-10 | 台湾半导体股份有限公司 | Field effect transistor with electrode portion sequentially coated by oxide layer and nitride layer and manufacturing method thereof |
US10211333B2 (en) * | 2017-04-26 | 2019-02-19 | Alpha And Omega Semiconductor (Cayman) Ltd. | Scalable SGT structure with improved FOM |
TWI663725B (en) | 2017-04-26 | 2019-06-21 | 國立清華大學 | Structure of u-metal-oxide-semiconductor field-effect transistor |
TWI639232B (en) * | 2017-06-30 | 2018-10-21 | 帥群微電子股份有限公司 | Trench power semiconductor device and manufacturing method thereof |
CN109216450B (en) * | 2017-06-30 | 2021-11-30 | 帅群微电子股份有限公司 | Manufacturing method of trench type power semiconductor element |
US10153357B1 (en) | 2017-08-28 | 2018-12-11 | Nxp Usa, Inc. | Superjunction power semiconductor device and method for forming |
US10304933B1 (en) | 2018-04-24 | 2019-05-28 | Semiconductor Components Industries, Llc | Trench power MOSFET having a trench cavity |
US10593619B1 (en) | 2018-08-28 | 2020-03-17 | Nsp Usa, Inc. | Transistor shield structure, packaged device, and method of manufacture |
US11217541B2 (en) | 2019-05-08 | 2022-01-04 | Vishay-Siliconix, LLC | Transistors with electrically active chip seal ring and methods of manufacture |
US10811502B1 (en) | 2019-05-30 | 2020-10-20 | Nxp Usa, Inc. | Method of manufacture of super-junction power semiconductor device |
US11218144B2 (en) | 2019-09-12 | 2022-01-04 | Vishay-Siliconix, LLC | Semiconductor device with multiple independent gates |
CN111403341B (en) * | 2020-03-28 | 2023-03-28 | 电子科技大学 | Metal wiring method for reducing gate resistance of narrow control gate structure |
KR102500888B1 (en) | 2021-05-31 | 2023-02-17 | 주식회사 키파운드리 | Split Gate Power MOSFET and Method for Manufacturing The Same |
CN113990933B (en) * | 2021-10-28 | 2023-05-26 | 电子科技大学 | Semiconductor longitudinal device and preparation method thereof |
TWI817343B (en) * | 2022-01-28 | 2023-10-01 | 新唐科技股份有限公司 | Trench-gate semiconductor device and method of forming the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5126807A (en) * | 1990-06-13 | 1992-06-30 | Kabushiki Kaisha Toshiba | Vertical MOS transistor and its production method |
US5648283A (en) * | 1992-08-07 | 1997-07-15 | Advanced Power Technology, Inc. | High density power device fabrication process using undercut oxide sidewalls |
US5998833A (en) * | 1998-10-26 | 1999-12-07 | North Carolina State University | Power semiconductor devices having improved high frequency switching and breakdown characteristics |
US7091573B2 (en) * | 2002-03-19 | 2006-08-15 | Infineon Technologies Ag | Power transistor |
Family Cites Families (337)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3404295A (en) | 1964-11-30 | 1968-10-01 | Motorola Inc | High frequency and voltage transistor with added region for punch-through protection |
US3412297A (en) | 1965-12-16 | 1968-11-19 | United Aircraft Corp | Mos field-effect transistor with a onemicron vertical channel |
US3497777A (en) | 1967-06-13 | 1970-02-24 | Stanislas Teszner | Multichannel field-effect semi-conductor device |
US3564356A (en) | 1968-10-24 | 1971-02-16 | Tektronix Inc | High voltage integrated circuit transistor |
US3660697A (en) | 1970-02-16 | 1972-05-02 | Bell Telephone Labor Inc | Monolithic semiconductor apparatus adapted for sequential charge transfer |
US4003072A (en) | 1972-04-20 | 1977-01-11 | Sony Corporation | Semiconductor device with high voltage breakdown resistance |
US4011105A (en) | 1975-09-15 | 1977-03-08 | Mos Technology, Inc. | Field inversion control for n-channel device integrated circuits |
US4337474A (en) | 1978-08-31 | 1982-06-29 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US4638344A (en) | 1979-10-09 | 1987-01-20 | Cardwell Jr Walter T | Junction field-effect transistor controlled by merged depletion regions |
US4698653A (en) | 1979-10-09 | 1987-10-06 | Cardwell Jr Walter T | Semiconductor devices controlled by depletion regions |
US4338616A (en) | 1980-02-19 | 1982-07-06 | Xerox Corporation | Self-aligned Schottky metal semi-conductor field effect transistor with buried source and drain |
US4345265A (en) | 1980-04-14 | 1982-08-17 | Supertex, Inc. | MOS Power transistor with improved high-voltage capability |
US4868624A (en) | 1980-05-09 | 1989-09-19 | Regents Of The University Of Minnesota | Channel collector transistor |
US4300150A (en) | 1980-06-16 | 1981-11-10 | North American Philips Corporation | Lateral double-diffused MOS transistor device |
US4326332A (en) | 1980-07-28 | 1982-04-27 | International Business Machines Corp. | Method of making a high density V-MOS memory array |
DE3070786D1 (en) | 1980-11-12 | 1985-07-25 | Ibm Deutschland | Electrically switchable read-only memory |
US4324038A (en) | 1980-11-24 | 1982-04-13 | Bell Telephone Laboratories, Incorporated | Method of fabricating MOS field effect transistors |
US4969028A (en) | 1980-12-02 | 1990-11-06 | General Electric Company | Gate enhanced rectifier |
GB2089119A (en) | 1980-12-10 | 1982-06-16 | Philips Electronic Associated | High voltage semiconductor devices |
US4974059A (en) | 1982-12-21 | 1990-11-27 | International Rectifier Corporation | Semiconductor high-power mosfet device |
JPS6016420A (en) | 1983-07-08 | 1985-01-28 | Mitsubishi Electric Corp | Selective epitaxial growth method |
US4639761A (en) | 1983-12-16 | 1987-01-27 | North American Philips Corporation | Combined bipolar-field effect transistor resurf devices |
US4568958A (en) | 1984-01-03 | 1986-02-04 | General Electric Company | Inversion-mode insulated-gate gallium arsenide field-effect transistors |
FR2566179B1 (en) | 1984-06-14 | 1986-08-22 | Commissariat Energie Atomique | METHOD FOR SELF-POSITIONING OF A LOCALIZED FIELD OXIDE WITH RESPECT TO AN ISOLATION TRENCH |
US5208657A (en) | 1984-08-31 | 1993-05-04 | Texas Instruments Incorporated | DRAM Cell with trench capacitor and vertical channel in substrate |
US4824793A (en) | 1984-09-27 | 1989-04-25 | Texas Instruments Incorporated | Method of making DRAM cell with trench capacitor |
US4673962A (en) | 1985-03-21 | 1987-06-16 | Texas Instruments Incorporated | Vertical DRAM cell and method |
US4774556A (en) | 1985-07-25 | 1988-09-27 | Nippondenso Co., Ltd. | Non-volatile semiconductor memory device |
US5262336A (en) | 1986-03-21 | 1993-11-16 | Advanced Power Technology, Inc. | IGBT process to produce platinum lifetime control |
US4767722A (en) | 1986-03-24 | 1988-08-30 | Siliconix Incorporated | Method for making planar vertical channel DMOS structures |
US5034785A (en) | 1986-03-24 | 1991-07-23 | Siliconix Incorporated | Planar vertical channel DMOS structure |
US4716126A (en) | 1986-06-05 | 1987-12-29 | Siliconix Incorporated | Fabrication of double diffused metal oxide semiconductor transistor |
US5607511A (en) | 1992-02-21 | 1997-03-04 | International Business Machines Corporation | Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers |
US4746630A (en) | 1986-09-17 | 1988-05-24 | Hewlett-Packard Company | Method for producing recessed field oxide with improved sidewall characteristics |
US4941026A (en) | 1986-12-05 | 1990-07-10 | General Electric Company | Semiconductor devices exhibiting minimum on-resistance |
JP2577330B2 (en) | 1986-12-11 | 1997-01-29 | 新技術事業団 | Method of manufacturing double-sided gate static induction thyristor |
JPS63171856A (en) | 1987-01-09 | 1988-07-15 | Hitachi Ltd | Heat-resisting steel and gas turbine using same |
US5105243A (en) | 1987-02-26 | 1992-04-14 | Kabushiki Kaisha Toshiba | Conductivity-modulation metal oxide field effect transistor with single gate structure |
US4821095A (en) | 1987-03-12 | 1989-04-11 | General Electric Company | Insulated gate semiconductor device with extra short grid and method of fabrication |
EP0308509B1 (en) | 1987-03-25 | 1993-09-15 | Kabushiki Kaisha Komatsu Seisakusho | Hydraulic clutch pressure control apparatus |
US4745079A (en) | 1987-03-30 | 1988-05-17 | Motorola, Inc. | Method for fabricating MOS transistors having gates with different work functions |
US4823176A (en) | 1987-04-03 | 1989-04-18 | General Electric Company | Vertical double diffused metal oxide semiconductor (VDMOS) device including high voltage junction exhibiting increased safe operating area |
US4801986A (en) | 1987-04-03 | 1989-01-31 | General Electric Company | Vertical double diffused metal oxide semiconductor VDMOS device with increased safe operating area and method |
US5164325A (en) | 1987-10-08 | 1992-11-17 | Siliconix Incorporated | Method of making a vertical current flow field effect transistor |
US4893160A (en) | 1987-11-13 | 1990-01-09 | Siliconix Incorporated | Method for increasing the performance of trenched devices and the resulting structure |
US4914058A (en) | 1987-12-29 | 1990-04-03 | Siliconix Incorporated | Grooved DMOS process with varying gate dielectric thickness |
US4967245A (en) | 1988-03-14 | 1990-10-30 | Siliconix Incorporated | Trench power MOSFET device |
KR0173111B1 (en) | 1988-06-02 | 1999-02-01 | 야마무라 가쯔미 | Trench gate metal oxide semiconductor field effect transistor |
US4961100A (en) | 1988-06-20 | 1990-10-02 | General Electric Company | Bidirectional field effect semiconductor device and circuit |
JPH0216763A (en) | 1988-07-05 | 1990-01-19 | Toshiba Corp | Manufacture of semiconductor device |
US4853345A (en) | 1988-08-22 | 1989-08-01 | Delco Electronics Corporation | Process for manufacture of a vertical DMOS transistor |
US5268311A (en) | 1988-09-01 | 1993-12-07 | International Business Machines Corporation | Method for forming a thin dielectric layer on a substrate |
US5156989A (en) | 1988-11-08 | 1992-10-20 | Siliconix, Incorporated | Complementary, isolated DMOS IC technology |
US5346834A (en) | 1988-11-21 | 1994-09-13 | Hitachi, Ltd. | Method for manufacturing a semiconductor device and a semiconductor memory device |
US5072266A (en) | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5111253A (en) | 1989-05-09 | 1992-05-05 | General Electric Company | Multicellular FET having a Schottky diode merged therewith |
US4992390A (en) | 1989-07-06 | 1991-02-12 | General Electric Company | Trench gate structure with thick bottom oxide |
WO1991003842A1 (en) | 1989-08-31 | 1991-03-21 | Nippondenso Co., Ltd. | Insulated gate bipolar transistor |
US4982260A (en) | 1989-10-02 | 1991-01-01 | General Electric Company | Power rectifier with trenches |
US5248894A (en) | 1989-10-03 | 1993-09-28 | Harris Corporation | Self-aligned channel stop for trench-isolated island |
US5023196A (en) * | 1990-01-29 | 1991-06-11 | Motorola Inc. | Method for forming a MOSFET with substrate source contact |
US5134448A (en) | 1990-01-29 | 1992-07-28 | Motorola, Inc. | MOSFET with substrate source contact |
US5242845A (en) | 1990-06-13 | 1993-09-07 | Kabushiki Kaisha Toshiba | Method of production of vertical MOS transistor |
US5071782A (en) | 1990-06-28 | 1991-12-10 | Texas Instruments Incorporated | Vertical memory cell array and method of fabrication |
US5079608A (en) | 1990-11-06 | 1992-01-07 | Harris Corporation | Power MOSFET transistor circuit with active clamp |
DE69125794T2 (en) | 1990-11-23 | 1997-11-27 | Texas Instruments Inc | Method for simultaneously producing an insulated gate field effect transistor and a bipolar transistor |
US5065273A (en) | 1990-12-04 | 1991-11-12 | International Business Machines Corporation | High capacity DRAM trench capacitor and methods of fabricating same |
US5684320A (en) | 1991-01-09 | 1997-11-04 | Fujitsu Limited | Semiconductor device having transistor pair |
US5168331A (en) | 1991-01-31 | 1992-12-01 | Siliconix Incorporated | Power metal-oxide-semiconductor field effect transistor |
JP2825004B2 (en) | 1991-02-08 | 1998-11-18 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Sidewall charge-coupled imaging device and method of manufacturing the same |
CN1019720B (en) | 1991-03-19 | 1992-12-30 | 电子科技大学 | Power semiconductor device |
US5164802A (en) | 1991-03-20 | 1992-11-17 | Harris Corporation | Power vdmosfet with schottky on lightly doped drain of lateral driver fet |
US5250450A (en) | 1991-04-08 | 1993-10-05 | Micron Technology, Inc. | Insulated-gate vertical field-effect transistor with high current drive and minimum overlap capacitance |
JP2603886B2 (en) | 1991-05-09 | 1997-04-23 | 日本電信電話株式会社 | Method for manufacturing thin SOI insulated gate field effect transistor |
US5219793A (en) | 1991-06-03 | 1993-06-15 | Motorola Inc. | Method for forming pitch independent contacts and a semiconductor device having the same |
KR940006702B1 (en) | 1991-06-14 | 1994-07-25 | 금성일렉트론 주식회사 | Manufacturing method of mosfet |
US5298761A (en) | 1991-06-17 | 1994-03-29 | Nikon Corporation | Method and apparatus for exposure process |
JP2570022B2 (en) | 1991-09-20 | 1997-01-08 | 株式会社日立製作所 | Constant voltage diode, power conversion device using the same, and method of manufacturing constant voltage diode |
JPH0613627A (en) | 1991-10-08 | 1994-01-21 | Semiconductor Energy Lab Co Ltd | Semiconductor device and its manufacture |
US5300452A (en) | 1991-12-18 | 1994-04-05 | U.S. Philips Corporation | Method of manufacturing an optoelectronic semiconductor device |
JPH05304297A (en) | 1992-01-29 | 1993-11-16 | Nec Corp | Semiconductor power device and manufacture thereof |
US5315142A (en) | 1992-03-23 | 1994-05-24 | International Business Machines Corporation | High performance trench EEPROM cell |
JP2904635B2 (en) | 1992-03-30 | 1999-06-14 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US5554862A (en) | 1992-03-31 | 1996-09-10 | Kabushiki Kaisha Toshiba | Power semiconductor device |
JPH06196723A (en) | 1992-04-28 | 1994-07-15 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
US5640034A (en) | 1992-05-18 | 1997-06-17 | Texas Instruments Incorporated | Top-drain trench based resurf DMOS transistor structure |
US5233215A (en) | 1992-06-08 | 1993-08-03 | North Carolina State University At Raleigh | Silicon carbide power MOSFET with floating field ring and floating field plate |
US5430324A (en) | 1992-07-23 | 1995-07-04 | Siliconix, Incorporated | High voltage transistor having edge termination utilizing trench technology |
US5558313A (en) | 1992-07-24 | 1996-09-24 | Siliconix Inorporated | Trench field effect transistor with reduced punch-through susceptibility and low RDSon |
US5910669A (en) | 1992-07-24 | 1999-06-08 | Siliconix Incorporated | Field effect Trench transistor having lightly doped epitaxial region on the surface portion thereof |
US5281548A (en) | 1992-07-28 | 1994-01-25 | Micron Technology, Inc. | Plug-based floating gate memory |
US5294824A (en) | 1992-07-31 | 1994-03-15 | Motorola, Inc. | High voltage transistor having reduced on-resistance |
GB9216599D0 (en) | 1992-08-05 | 1992-09-16 | Philips Electronics Uk Ltd | A semiconductor device comprising a vertical insulated gate field effect device and a method of manufacturing such a device |
US5300447A (en) | 1992-09-29 | 1994-04-05 | Texas Instruments Incorporated | Method of manufacturing a minimum scaled transistor |
JPH06163907A (en) | 1992-11-20 | 1994-06-10 | Hitachi Ltd | Voltage drive semiconductor device |
US5275965A (en) | 1992-11-25 | 1994-01-04 | Micron Semiconductor, Inc. | Trench isolation using gated sidewalls |
US5326711A (en) | 1993-01-04 | 1994-07-05 | Texas Instruments Incorporated | High performance high voltage vertical transistor and method of fabrication |
DE4300806C1 (en) | 1993-01-14 | 1993-12-23 | Siemens Ag | Vertical MOS transistor prodn. - with reduced trench spacing, without parasitic bipolar effects |
US5418376A (en) | 1993-03-02 | 1995-05-23 | Toyo Denki Seizo Kabushiki Kaisha | Static induction semiconductor device with a distributed main electrode structure and static induction semiconductor device with a static induction main electrode shorted structure |
US5341011A (en) | 1993-03-15 | 1994-08-23 | Siliconix Incorporated | Short channel trenched DMOS transistor |
DE4309764C2 (en) | 1993-03-25 | 1997-01-30 | Siemens Ag | Power MOSFET |
KR960012585B1 (en) | 1993-06-25 | 1996-09-23 | Samsung Electronics Co Ltd | Transistor structure and the method for manufacturing the same |
US5371396A (en) | 1993-07-02 | 1994-12-06 | Thunderbird Technologies, Inc. | Field effect transistor having polycrystalline silicon gate junction |
US5365102A (en) | 1993-07-06 | 1994-11-15 | North Carolina State University | Schottky barrier rectifier with MOS trench |
BE1007283A3 (en) | 1993-07-12 | 1995-05-09 | Philips Electronics Nv | Semiconductor device with most with an extended drain area high voltage. |
JPH07122749A (en) | 1993-09-01 | 1995-05-12 | Toshiba Corp | Semiconductor device and its manufacture |
JP3400846B2 (en) | 1994-01-20 | 2003-04-28 | 三菱電機株式会社 | Semiconductor device having trench structure and method of manufacturing the same |
US5429977A (en) | 1994-03-11 | 1995-07-04 | Industrial Technology Research Institute | Method for forming a vertical transistor with a stacked capacitor DRAM cell |
US5434435A (en) | 1994-05-04 | 1995-07-18 | North Carolina State University | Trench gate lateral MOSFET |
US5449925A (en) | 1994-05-04 | 1995-09-12 | North Carolina State University | Voltage breakdown resistant monocrystalline silicon carbide semiconductor devices |
DE4417150C2 (en) | 1994-05-17 | 1996-03-14 | Siemens Ag | Method for producing an arrangement with self-reinforcing dynamic MOS transistor memory cells |
US5454435A (en) | 1994-05-25 | 1995-10-03 | Reinhardt; Lisa | Device for facilitating insertion of a beach umbrella in sand |
US5405794A (en) | 1994-06-14 | 1995-04-11 | Philips Electronics North America Corporation | Method of producing VDMOS device of increased power density |
US5424231A (en) | 1994-08-09 | 1995-06-13 | United Microelectronics Corp. | Method for manufacturing a VDMOS transistor |
US5583368A (en) | 1994-08-11 | 1996-12-10 | International Business Machines Corporation | Stacked devices |
EP0698919B1 (en) | 1994-08-15 | 2002-01-16 | Siliconix Incorporated | Trenched DMOS transistor fabrication using seven masks |
US5581100A (en) | 1994-08-30 | 1996-12-03 | International Rectifier Corporation | Trench depletion MOSFET |
US5583065A (en) | 1994-11-23 | 1996-12-10 | Sony Corporation | Method of making a MOS semiconductor device |
US5674766A (en) | 1994-12-30 | 1997-10-07 | Siliconix Incorporated | Method of making a trench MOSFET with multi-resistivity drain to provide low on-resistance by varying dopant concentration in epitaxial layer |
US5597765A (en) | 1995-01-10 | 1997-01-28 | Siliconix Incorporated | Method for making termination structure for power MOSFET |
JPH08204179A (en) | 1995-01-26 | 1996-08-09 | Fuji Electric Co Ltd | Silicon carbide trench mosfet |
US5670803A (en) | 1995-02-08 | 1997-09-23 | International Business Machines Corporation | Three-dimensional SRAM trench structure and fabrication method therefor |
JP3325736B2 (en) | 1995-02-09 | 2002-09-17 | 三菱電機株式会社 | Insulated gate semiconductor device |
EP0726603B1 (en) | 1995-02-10 | 1999-04-21 | SILICONIX Incorporated | Trenched field effect transistor with PN depletion barrier |
JP3291957B2 (en) | 1995-02-17 | 2002-06-17 | 富士電機株式会社 | Vertical trench MISFET and method of manufacturing the same |
US5595927A (en) | 1995-03-17 | 1997-01-21 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for making self-aligned source/drain mask ROM memory cell using trench etched channel |
US5592005A (en) | 1995-03-31 | 1997-01-07 | Siliconix Incorporated | Punch-through field effect transistor |
US5554552A (en) | 1995-04-03 | 1996-09-10 | Taiwan Semiconductor Manufacturing Company | PN junction floating gate EEPROM, flash EPROM device and method of manufacture thereof |
US5744372A (en) | 1995-04-12 | 1998-04-28 | National Semiconductor Corporation | Fabrication of complementary field-effect transistors each having multi-part channel |
JPH08306914A (en) | 1995-04-27 | 1996-11-22 | Nippondenso Co Ltd | Semiconductor device and its manufacture |
US5567634A (en) | 1995-05-01 | 1996-10-22 | National Semiconductor Corporation | Method of fabricating self-aligned contact trench DMOS transistors |
US6049108A (en) | 1995-06-02 | 2000-04-11 | Siliconix Incorporated | Trench-gated MOSFET with bidirectional voltage clamping |
US5648670A (en) | 1995-06-07 | 1997-07-15 | Sgs-Thomson Microelectronics, Inc. | Trench MOS-gated device with a minimum number of masks |
US5629543A (en) | 1995-08-21 | 1997-05-13 | Siliconix Incorporated | Trenched DMOS transistor with buried layer for reduced on-resistance and ruggedness |
US5689128A (en) | 1995-08-21 | 1997-11-18 | Siliconix Incorporated | High density trenched DMOS transistor |
KR100199997B1 (en) | 1995-09-06 | 1999-07-01 | 오카메 히로무 | Silicon carbide semiconductor device |
US5879971A (en) | 1995-09-28 | 1999-03-09 | Motorola Inc. | Trench random access memory cell and method of formation |
US5705409A (en) | 1995-09-28 | 1998-01-06 | Motorola Inc. | Method for forming trench transistor structure |
US5973367A (en) | 1995-10-13 | 1999-10-26 | Siliconix Incorporated | Multiple gated MOSFET for use in DC-DC converter |
US5616945A (en) | 1995-10-13 | 1997-04-01 | Siliconix Incorporated | Multiple gated MOSFET for use in DC-DC converter |
US5949124A (en) | 1995-10-31 | 1999-09-07 | Motorola, Inc. | Edge termination structure |
US6037632A (en) | 1995-11-06 | 2000-03-14 | Kabushiki Kaisha Toshiba | Semiconductor device |
KR0159075B1 (en) | 1995-11-11 | 1998-12-01 | 김광호 | Trench dmos device and a method of fabricating the same |
US5721148A (en) | 1995-12-07 | 1998-02-24 | Fuji Electric Co. | Method for manufacturing MOS type semiconductor device |
US5780343A (en) | 1995-12-20 | 1998-07-14 | National Semiconductor Corporation | Method of producing high quality silicon surface for selective epitaxial growth of silicon |
US5637898A (en) | 1995-12-22 | 1997-06-10 | North Carolina State University | Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance |
US6097063A (en) | 1996-01-22 | 2000-08-01 | Fuji Electric Co., Ltd. | Semiconductor device having a plurality of parallel drift regions |
JP4047384B2 (en) | 1996-02-05 | 2008-02-13 | シーメンス アクチエンゲゼルシヤフト | Semiconductor devices that can be controlled by field effects |
US6084268A (en) | 1996-03-05 | 2000-07-04 | Semiconductor Components Industries, Llc | Power MOSFET device having low on-resistance and method |
US5821583A (en) | 1996-03-06 | 1998-10-13 | Siliconix Incorporated | Trenched DMOS transistor with lightly doped tub |
US5814858A (en) | 1996-03-15 | 1998-09-29 | Siliconix Incorporated | Vertical power MOSFET having reduced sensitivity to variations in thickness of epitaxial layer |
DE19611045C1 (en) | 1996-03-20 | 1997-05-22 | Siemens Ag | Field effect transistor e.g. vertical MOS type |
DE69630944D1 (en) | 1996-03-29 | 2004-01-15 | St Microelectronics Srl | High voltage MOS transistor and manufacturing method |
US5895951A (en) | 1996-04-05 | 1999-04-20 | Megamos Corporation | MOSFET structure and fabrication process implemented by forming deep and narrow doping regions through doping trenches |
US5770878A (en) | 1996-04-10 | 1998-06-23 | Harris Corporation | Trench MOS gate device |
US5767004A (en) | 1996-04-22 | 1998-06-16 | Chartered Semiconductor Manufacturing, Ltd. | Method for forming a low impurity diffusion polysilicon layer |
US5719409A (en) | 1996-06-06 | 1998-02-17 | Cree Research, Inc. | Silicon carbide metal-insulator semiconductor field effect transistor |
AU3724197A (en) | 1996-07-19 | 1998-02-10 | Siliconix Incorporated | High density trench dmos transistor with trench bottom implant |
US5808340A (en) | 1996-09-18 | 1998-09-15 | Advanced Micro Devices, Inc. | Short channel self aligned VMOS field effect transistor |
DE19638438A1 (en) | 1996-09-19 | 1998-04-02 | Siemens Ag | Vertical semiconductor device controllable by field effect |
JP2891205B2 (en) | 1996-10-21 | 1999-05-17 | 日本電気株式会社 | Manufacturing method of semiconductor integrated circuit |
US5972741A (en) | 1996-10-31 | 1999-10-26 | Sanyo Electric Co., Ltd. | Method of manufacturing semiconductor device |
US6207994B1 (en) | 1996-11-05 | 2001-03-27 | Power Integrations, Inc. | High-voltage transistor with multi-layer conduction region |
US6168983B1 (en) | 1996-11-05 | 2001-01-02 | Power Integrations, Inc. | Method of making a high-voltage transistor with multiple lateral conduction layers |
KR100233832B1 (en) | 1996-12-14 | 1999-12-01 | 정선종 | Transistor of semiconductor device and method for manufacturing the same |
US6011298A (en) | 1996-12-31 | 2000-01-04 | Stmicroelectronics, Inc. | High voltage termination with buried field-shaping region |
JPH10256550A (en) | 1997-01-09 | 1998-09-25 | Toshiba Corp | Semiconductor device |
KR100218260B1 (en) | 1997-01-14 | 1999-09-01 | 김덕중 | Trench type mos transistor fabricating method |
SE9700141D0 (en) | 1997-01-20 | 1997-01-20 | Abb Research Ltd | A schottky diode of SiC and a method of production thereof |
JP3938964B2 (en) | 1997-02-10 | 2007-06-27 | 三菱電機株式会社 | High voltage semiconductor device and manufacturing method thereof |
US5877528A (en) | 1997-03-03 | 1999-03-02 | Megamos Corporation | Structure to provide effective channel-stop in termination areas for trenched power transistors |
US6057558A (en) | 1997-03-05 | 2000-05-02 | Denson Corporation | Silicon carbide semiconductor device and manufacturing method thereof |
KR100225409B1 (en) | 1997-03-27 | 1999-10-15 | 김덕중 | Trench dmos and method of manufacturing the same |
US6163052A (en) | 1997-04-04 | 2000-12-19 | Advanced Micro Devices, Inc. | Trench-gated vertical combination JFET and MOSFET devices |
US5879994A (en) | 1997-04-15 | 1999-03-09 | National Semiconductor Corporation | Self-aligned method of fabricating terrace gate DMOS transistor |
US5972332A (en) | 1997-04-16 | 1999-10-26 | The Regents Of The University Of Michigan | Wound treatment with keratinocytes on a solid support enclosed in a porous material |
US6281547B1 (en) | 1997-05-08 | 2001-08-28 | Megamos Corporation | Power transistor cells provided with reliable trenched source contacts connected to narrower source manufactured without a source mask |
JPH113936A (en) | 1997-06-13 | 1999-01-06 | Nec Corp | Manufacture of semiconductor device |
JP3618517B2 (en) | 1997-06-18 | 2005-02-09 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
US6096608A (en) | 1997-06-30 | 2000-08-01 | Siliconix Incorporated | Bidirectional trench gated power mosfet with submerged body bus extending underneath gate trench |
US6037628A (en) | 1997-06-30 | 2000-03-14 | Intersil Corporation | Semiconductor structures with trench contacts |
US6110799A (en) | 1997-06-30 | 2000-08-29 | Intersil Corporation | Trench contact process |
US5907776A (en) | 1997-07-11 | 1999-05-25 | Magepower Semiconductor Corp. | Method of forming a semiconductor structure having reduced threshold voltage and high punch-through tolerance |
DE19731495C2 (en) | 1997-07-22 | 1999-05-20 | Siemens Ag | Bipolar transistor controllable by field effect and method for its production |
JP3502531B2 (en) | 1997-08-28 | 2004-03-02 | 株式会社ルネサステクノロジ | Method for manufacturing semiconductor device |
US6239463B1 (en) | 1997-08-28 | 2001-05-29 | Siliconix Incorporated | Low resistance power MOSFET or other device containing silicon-germanium layer |
DE19740195C2 (en) | 1997-09-12 | 1999-12-02 | Siemens Ag | Semiconductor device with metal-semiconductor junction with low reverse current |
DE19743342C2 (en) | 1997-09-30 | 2002-02-28 | Infineon Technologies Ag | Field packing transistor with high packing density and method for its production |
US5776813A (en) | 1997-10-06 | 1998-07-07 | Industrial Technology Research Institute | Process to manufacture a vertical gate-enhanced bipolar transistor |
KR100249505B1 (en) | 1997-10-28 | 2000-03-15 | 정선종 | Fabrication method of laterally double diffused mosfets |
US6337499B1 (en) | 1997-11-03 | 2002-01-08 | Infineon Technologies Ag | Semiconductor component |
US6005271A (en) | 1997-11-05 | 1999-12-21 | Magepower Semiconductor Corp. | Semiconductor cell array with high packing density |
US5943581A (en) | 1997-11-05 | 1999-08-24 | Vanguard International Semiconductor Corporation | Method of fabricating a buried reservoir capacitor structure for high-density dynamic random access memory (DRAM) circuits |
GB9723468D0 (en) | 1997-11-07 | 1998-01-07 | Zetex Plc | Method of semiconductor device fabrication |
US6081009A (en) | 1997-11-10 | 2000-06-27 | Intersil Corporation | High voltage mosfet structure |
US6429481B1 (en) | 1997-11-14 | 2002-08-06 | Fairchild Semiconductor Corporation | Field effect transistor and method of its manufacture |
US6426260B1 (en) | 1997-12-02 | 2002-07-30 | Magepower Semiconductor Corp. | Switching speed improvement in DMO by implanting lightly doped region under gate |
JPH11204782A (en) | 1998-01-08 | 1999-07-30 | Toshiba Corp | Semiconductor device and manufacture therefor |
CN1139134C (en) | 1998-01-22 | 2004-02-18 | 三菱电机株式会社 | Insulating gate type bipolar semiconductor device |
US5949104A (en) | 1998-02-07 | 1999-09-07 | Xemod, Inc. | Source connection structure for lateral RF MOS devices |
US5900663A (en) | 1998-02-07 | 1999-05-04 | Xemod, Inc. | Quasi-mesh gate structure for lateral RF MOS devices |
GB9826291D0 (en) | 1998-12-02 | 1999-01-20 | Koninkl Philips Electronics Nv | Field-effect semi-conductor devices |
DE19808348C1 (en) | 1998-02-27 | 1999-06-24 | Siemens Ag | Semiconductor component, such as field-effect power semiconductor device |
US5897343A (en) | 1998-03-30 | 1999-04-27 | Motorola, Inc. | Method of making a power switching trench MOSFET having aligned source regions |
WO1999053550A1 (en) | 1998-04-08 | 1999-10-21 | Siemens Aktiengesellschaft | High-voltage edge termination for planar structures |
US5945724A (en) | 1998-04-09 | 1999-08-31 | Micron Technology, Inc. | Trench isolation region for semiconductor device |
US6137152A (en) | 1998-04-22 | 2000-10-24 | Texas Instruments - Acer Incorporated | Planarized deep-shallow trench isolation for CMOS/bipolar devices |
US6150697A (en) | 1998-04-30 | 2000-11-21 | Denso Corporation | Semiconductor apparatus having high withstand voltage |
US6303969B1 (en) | 1998-05-01 | 2001-10-16 | Allen Tan | Schottky diode with dielectric trench |
US6063678A (en) | 1998-05-04 | 2000-05-16 | Xemod, Inc. | Fabrication of lateral RF MOS devices with enhanced RF properties |
US6048772A (en) | 1998-05-04 | 2000-04-11 | Xemod, Inc. | Method for fabricating a lateral RF MOS device with an non-diffusion source-backside connection |
DE19820223C1 (en) | 1998-05-06 | 1999-11-04 | Siemens Ag | Variable doping epitaxial layer manufacturing method |
US6104054A (en) | 1998-05-13 | 2000-08-15 | Texas Instruments Incorporated | Space-efficient layout method to reduce the effect of substrate capacitance in dielectrically isolated process technologies |
US6015727A (en) | 1998-06-08 | 2000-01-18 | Wanlass; Frank M. | Damascene formation of borderless contact MOS transistors |
US6064088A (en) | 1998-06-15 | 2000-05-16 | Xemod, Inc. | RF power MOSFET device with extended linear region of transconductance characteristic at low drain current |
DE19828191C1 (en) | 1998-06-24 | 1999-07-29 | Siemens Ag | Lateral high voltage transistor |
KR100372103B1 (en) | 1998-06-30 | 2003-03-31 | 주식회사 하이닉스반도체 | Device Separation Method of Semiconductor Devices |
US6156611A (en) | 1998-07-20 | 2000-12-05 | Motorola, Inc. | Method of fabricating vertical FET with sidewall gate electrode |
DE69818289T2 (en) | 1998-07-23 | 2004-07-01 | Mitsubishi Denki K.K. | Method for producing a semiconductor device and semiconductor device that can be produced thereby |
JP4253374B2 (en) | 1998-07-24 | 2009-04-08 | 千住金属工業株式会社 | Method for soldering printed circuit board and jet solder bath |
DE19839970C2 (en) | 1998-09-02 | 2000-11-02 | Siemens Ag | Edge structure and drift area for a semiconductor component and method for their production |
DE19841754A1 (en) | 1998-09-11 | 2000-03-30 | Siemens Ag | Switching transistor with reduced switching losses |
JP3382163B2 (en) | 1998-10-07 | 2003-03-04 | 株式会社東芝 | Power semiconductor device |
US7462910B1 (en) | 1998-10-14 | 2008-12-09 | International Rectifier Corporation | P-channel trench MOSFET structure |
DE19848828C2 (en) | 1998-10-22 | 2001-09-13 | Infineon Technologies Ag | Semiconductor device with low forward voltage and high blocking capability |
US6194741B1 (en) | 1998-11-03 | 2001-02-27 | International Rectifier Corp. | MOSgated trench type power semiconductor with silicon carbide substrate and increased gate breakdown voltage and reduced on-resistance |
JP3951522B2 (en) | 1998-11-11 | 2007-08-01 | 富士電機デバイステクノロジー株式会社 | Super junction semiconductor device |
US6291856B1 (en) | 1998-11-12 | 2001-09-18 | Fuji Electric Co., Ltd. | Semiconductor device with alternating conductivity type layer and method of manufacturing the same |
JP3799888B2 (en) | 1998-11-12 | 2006-07-19 | 富士電機デバイステクノロジー株式会社 | Superjunction semiconductor device and method for manufacturing the same |
JP2000156978A (en) | 1998-11-17 | 2000-06-06 | Fuji Electric Co Ltd | Soft switching circuit |
US6156606A (en) | 1998-11-17 | 2000-12-05 | Siemens Aktiengesellschaft | Method of forming a trench capacitor using a rutile dielectric material |
US6084264A (en) | 1998-11-25 | 2000-07-04 | Siliconix Incorporated | Trench MOSFET having improved breakdown and on-resistance characteristics |
DE19854915C2 (en) | 1998-11-27 | 2002-09-05 | Infineon Technologies Ag | MOS field effect transistor with auxiliary electrode |
US6452230B1 (en) | 1998-12-23 | 2002-09-17 | International Rectifier Corporation | High voltage mosgated device with trenches to reduce on-resistance |
US6222229B1 (en) | 1999-02-18 | 2001-04-24 | Cree, Inc. | Self-aligned shield structure for realizing high frequency power MOSFET devices with improved reliability |
US6351018B1 (en) | 1999-02-26 | 2002-02-26 | Fairchild Semiconductor Corporation | Monolithically integrated trench MOSFET and Schottky diode |
US6204097B1 (en) | 1999-03-01 | 2001-03-20 | Semiconductor Components Industries, Llc | Semiconductor device and method of manufacture |
JP3751463B2 (en) | 1999-03-23 | 2006-03-01 | 株式会社東芝 | High voltage semiconductor element |
DE19913375B4 (en) | 1999-03-24 | 2009-03-26 | Infineon Technologies Ag | Method for producing a MOS transistor structure |
JP3417336B2 (en) | 1999-03-25 | 2003-06-16 | 関西日本電気株式会社 | Insulated gate semiconductor device and method of manufacturing the same |
US6316806B1 (en) | 1999-03-31 | 2001-11-13 | Fairfield Semiconductor Corporation | Trench transistor with a self-aligned source |
US6188105B1 (en) | 1999-04-01 | 2001-02-13 | Intersil Corporation | High density MOS-gated power device and process for forming same |
TW425701B (en) | 1999-04-27 | 2001-03-11 | Taiwan Semiconductor Mfg | Manufacturing method of stack-type capacitor |
US6313482B1 (en) | 1999-05-17 | 2001-11-06 | North Carolina State University | Silicon carbide power devices having trench-based silicon carbide charge coupling regions therein |
US6433385B1 (en) | 1999-05-19 | 2002-08-13 | Fairchild Semiconductor Corporation | MOS-gated power device having segmented trench and extended doping zone and process for forming same |
US6198127B1 (en) | 1999-05-19 | 2001-03-06 | Intersil Corporation | MOS-gated power device having extended trench and doping zone and process for forming same |
US6291298B1 (en) | 1999-05-25 | 2001-09-18 | Advanced Analogic Technologies, Inc. | Process of manufacturing Trench gate semiconductor device having gate oxide layer with multiple thicknesses |
US6191447B1 (en) | 1999-05-28 | 2001-02-20 | Micro-Ohm Corporation | Power semiconductor devices that utilize tapered trench-based insulating regions to improve electric field profiles in highly doped drift region mesas and methods of forming same |
EP1058318B1 (en) | 1999-06-03 | 2008-04-16 | STMicroelectronics S.r.l. | Power semiconductor device having an edge termination structure comprising a voltage divider |
KR100773380B1 (en) | 1999-06-03 | 2007-11-06 | 제네럴 세미컨덕터, 인코포레이티드 | A power mosfet, a method of forming a power mosfet, and another power mosfet made by the method |
EP1190447B1 (en) | 1999-06-25 | 2009-09-16 | Infineon Technologies AG | Trench mos-transistor |
JP3851744B2 (en) | 1999-06-28 | 2006-11-29 | 株式会社東芝 | Manufacturing method of semiconductor device |
US6274905B1 (en) | 1999-06-30 | 2001-08-14 | Fairchild Semiconductor Corporation | Trench structure substantially filled with high-conductivity material |
GB9917099D0 (en) | 1999-07-22 | 1999-09-22 | Koninkl Philips Electronics Nv | Cellular trench-gate field-effect transistors |
JP3971062B2 (en) | 1999-07-29 | 2007-09-05 | 株式会社東芝 | High voltage semiconductor device |
TW411553B (en) | 1999-08-04 | 2000-11-11 | Mosel Vitelic Inc | Method for forming curved oxide on bottom of trench |
JP4774580B2 (en) | 1999-08-23 | 2011-09-14 | 富士電機株式会社 | Super junction semiconductor device |
US6077733A (en) | 1999-09-03 | 2000-06-20 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing self-aligned T-shaped gate through dual damascene |
US6566804B1 (en) | 1999-09-07 | 2003-05-20 | Motorola, Inc. | Field emission device and method of operation |
US6228727B1 (en) | 1999-09-27 | 2001-05-08 | Chartered Semiconductor Manufacturing, Ltd. | Method to form shallow trench isolations with rounded corners and reduced trench oxide recess |
GB9922764D0 (en) | 1999-09-28 | 1999-11-24 | Koninkl Philips Electronics Nv | Manufacture of trench-gate semiconductor devices |
JP3507732B2 (en) | 1999-09-30 | 2004-03-15 | 株式会社東芝 | Semiconductor device |
US6271552B1 (en) | 1999-10-04 | 2001-08-07 | Xemod, Inc | Lateral RF MOS device with improved breakdown voltage |
US6222233B1 (en) | 1999-10-04 | 2001-04-24 | Xemod, Inc. | Lateral RF MOS device with improved drain structure |
US6103619A (en) | 1999-10-08 | 2000-08-15 | United Microelectronics Corp. | Method of forming a dual damascene structure on a semiconductor wafer |
JP4450122B2 (en) | 1999-11-17 | 2010-04-14 | 株式会社デンソー | Silicon carbide semiconductor device |
US6461918B1 (en) | 1999-12-20 | 2002-10-08 | Fairchild Semiconductor Corporation | Power MOS device with improved gate charge performance |
US6285060B1 (en) | 1999-12-30 | 2001-09-04 | Siliconix Incorporated | Barrier accumulation-mode MOSFET |
US6346469B1 (en) | 2000-01-03 | 2002-02-12 | Motorola, Inc. | Semiconductor device and a process for forming the semiconductor device |
JP2001192174A (en) | 2000-01-12 | 2001-07-17 | Occ Corp | Guide winder |
GB0002235D0 (en) | 2000-02-02 | 2000-03-22 | Koninkl Philips Electronics Nv | Trenched schottky rectifiers |
JP4765012B2 (en) | 2000-02-09 | 2011-09-07 | 富士電機株式会社 | Semiconductor device and manufacturing method thereof |
US6376878B1 (en) | 2000-02-11 | 2002-04-23 | Fairchild Semiconductor Corporation | MOS-gated devices with alternating zones of conductivity |
GB0003184D0 (en) | 2000-02-12 | 2000-04-05 | Koninkl Philips Electronics Nv | A semiconductor device and a method of fabricating material for a semiconductor device |
US6271100B1 (en) | 2000-02-24 | 2001-08-07 | International Business Machines Corporation | Chemically enhanced anneal for removing trench stress resulting in improved bipolar yield |
JP2001244461A (en) | 2000-02-28 | 2001-09-07 | Toyota Central Res & Dev Lab Inc | Vertical semiconductor device |
JP3636345B2 (en) | 2000-03-17 | 2005-04-06 | 富士電機デバイステクノロジー株式会社 | Semiconductor device and method for manufacturing semiconductor device |
TW439176B (en) | 2000-03-17 | 2001-06-07 | United Microelectronics Corp | Manufacturing method of capacitors |
TW479363B (en) | 2000-03-17 | 2002-03-11 | Gen Semiconductor Inc | Trench DMOS transistor having a double gate structure |
US6376315B1 (en) | 2000-03-31 | 2002-04-23 | General Semiconductor, Inc. | Method of forming a trench DMOS having reduced threshold voltage |
US6580123B2 (en) | 2000-04-04 | 2003-06-17 | International Rectifier Corporation | Low voltage power MOSFET device and process for its manufacture |
JP4534303B2 (en) | 2000-04-27 | 2010-09-01 | 富士電機システムズ株式会社 | Horizontal super junction semiconductor device |
JP4240752B2 (en) | 2000-05-01 | 2009-03-18 | 富士電機デバイステクノロジー株式会社 | Semiconductor device |
US6509240B2 (en) | 2000-05-15 | 2003-01-21 | International Rectifier Corporation | Angle implant process for cellular deep trench sidewall doping |
DE10026924A1 (en) | 2000-05-30 | 2001-12-20 | Infineon Technologies Ag | Compensation component |
US6627949B2 (en) | 2000-06-02 | 2003-09-30 | General Semiconductor, Inc. | High voltage power MOSFET having low on-resistance |
US6479352B2 (en) | 2000-06-02 | 2002-11-12 | General Semiconductor, Inc. | Method of fabricating high voltage power MOSFET having low on-resistance |
US6635534B2 (en) | 2000-06-05 | 2003-10-21 | Fairchild Semiconductor Corporation | Method of manufacturing a trench MOSFET using selective growth epitaxy |
EP1170803A3 (en) * | 2000-06-08 | 2002-10-09 | Siliconix Incorporated | Trench gate MOSFET and method of making the same |
US6472678B1 (en) | 2000-06-16 | 2002-10-29 | General Semiconductor, Inc. | Trench MOSFET with double-diffused body profile |
JP4984345B2 (en) | 2000-06-21 | 2012-07-25 | 富士電機株式会社 | Semiconductor device |
JP4528460B2 (en) | 2000-06-30 | 2010-08-18 | 株式会社東芝 | Semiconductor element |
US6555895B1 (en) | 2000-07-17 | 2003-04-29 | General Semiconductor, Inc. | Devices and methods for addressing optical edge effects in connection with etched trenches |
US6921939B2 (en) | 2000-07-20 | 2005-07-26 | Fairchild Semiconductor Corporation | Power MOSFET and method for forming same using a self-aligned body implant |
JP2002043571A (en) | 2000-07-28 | 2002-02-08 | Nec Kansai Ltd | Semiconductor device |
US6472708B1 (en) | 2000-08-31 | 2002-10-29 | General Semiconductor, Inc. | Trench MOSFET with structure having low gate charge |
FR2816113A1 (en) | 2000-10-31 | 2002-05-03 | St Microelectronics Sa | METHOD FOR PRODUCING A DOPED AREA IN SILICON CARBIDE AND APPLICATION TO A SCHOTTKY DIODE |
EP1205980A1 (en) | 2000-11-07 | 2002-05-15 | Infineon Technologies AG | A method for forming a field effect transistor in a semiconductor substrate |
US6362112B1 (en) | 2000-11-08 | 2002-03-26 | Fabtech, Inc. | Single step etched moat |
US6649975B2 (en) | 2000-11-16 | 2003-11-18 | Silicon Semiconductor Corporation | Vertical power devices having trench-based electrodes therein |
US6573128B1 (en) | 2000-11-28 | 2003-06-03 | Cree, Inc. | Epitaxial edge termination for silicon carbide Schottky devices and methods of fabricating silicon carbide devices incorporating same |
US6608350B2 (en) | 2000-12-07 | 2003-08-19 | International Rectifier Corporation | High voltage vertical conduction superjunction semiconductor device |
US6713813B2 (en) | 2001-01-30 | 2004-03-30 | Fairchild Semiconductor Corporation | Field effect transistor having a lateral depletion structure |
US6870220B2 (en) * | 2002-08-23 | 2005-03-22 | Fairchild Semiconductor Corporation | Method and apparatus for improved MOS gating to reduce miller capacitance and switching losses |
US6677641B2 (en) | 2001-10-17 | 2004-01-13 | Fairchild Semiconductor Corporation | Semiconductor structure with improved smaller forward voltage loss and higher blocking capability |
US7345342B2 (en) * | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
KR100485297B1 (en) | 2001-02-21 | 2005-04-27 | 미쓰비시덴키 가부시키가이샤 | Semiconductor device and method of manufacturing the same |
US6683346B2 (en) | 2001-03-09 | 2004-01-27 | Fairchild Semiconductor Corporation | Ultra dense trench-gated power-device with the reduced drain-source feedback capacitance and Miller charge |
KR100393201B1 (en) | 2001-04-16 | 2003-07-31 | 페어차일드코리아반도체 주식회사 | High voltage lateral DMOS transistor having low on-resistance and high breakdown voltage |
DE10127885B4 (en) | 2001-06-08 | 2009-09-24 | Infineon Technologies Ag | Trench power semiconductor device |
JP3312905B2 (en) | 2001-06-25 | 2002-08-12 | 株式会社リコー | Image forming device |
US7033876B2 (en) | 2001-07-03 | 2006-04-25 | Siliconix Incorporated | Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same |
US6524900B2 (en) | 2001-07-25 | 2003-02-25 | Abb Research, Ltd | Method concerning a junction barrier Schottky diode, such a diode and use thereof |
US6762127B2 (en) | 2001-08-23 | 2004-07-13 | Yves Pierre Boiteux | Etch process for dielectric materials comprising oxidized organo silane materials |
US6621107B2 (en) | 2001-08-23 | 2003-09-16 | General Semiconductor, Inc. | Trench DMOS transistor with embedded trench schottky rectifier |
US7045859B2 (en) * | 2001-09-05 | 2006-05-16 | International Rectifier Corporation | Trench fet with self aligned source and contact |
US6444574B1 (en) | 2001-09-06 | 2002-09-03 | Powerchip Semiconductor Corp. | Method for forming stepped contact hole for semiconductor devices |
US6465304B1 (en) | 2001-10-04 | 2002-10-15 | General Semiconductor, Inc. | Method for fabricating a power semiconductor device having a floating island voltage sustaining layer |
US6657254B2 (en) | 2001-11-21 | 2003-12-02 | General Semiconductor, Inc. | Trench MOSFET device with improved on-resistance |
TWI248136B (en) | 2002-03-19 | 2006-01-21 | Infineon Technologies Ag | Method for fabricating a transistor arrangement having trench transistor cells having a field electrode |
DE10212144B4 (en) | 2002-03-19 | 2005-10-06 | Infineon Technologies Ag | Transistor arrangement having a structure for electrically contacting electrodes of a trench transistor cell |
DE10214151B4 (en) | 2002-03-28 | 2007-04-05 | Infineon Technologies Ag | Semiconductor device with increased breakdown voltage in the edge region |
TW573344B (en) | 2002-05-24 | 2004-01-21 | Nanya Technology Corp | Separated gate flash memory and its manufacturing method |
GB0212564D0 (en) * | 2002-05-31 | 2002-07-10 | Koninkl Philips Electronics Nv | Trench-gate semiconductor device |
US6878994B2 (en) | 2002-08-22 | 2005-04-12 | International Rectifier Corporation | MOSgated device with accumulated channel region and Schottky contact |
DE10259373B4 (en) | 2002-12-18 | 2012-03-22 | Infineon Technologies Ag | Overcurrent Schottky diode with low reverse current |
DE10324754B4 (en) * | 2003-05-30 | 2018-11-08 | Infineon Technologies Ag | Semiconductor device |
US7405452B2 (en) * | 2004-02-02 | 2008-07-29 | Hamza Yilmaz | Semiconductor device containing dielectrically isolated PN junction for enhanced breakdown characteristics |
US6951112B2 (en) | 2004-02-10 | 2005-10-04 | General Electric Company | Methods and apparatus for assembling gas turbine engines |
US7087959B2 (en) * | 2004-08-18 | 2006-08-08 | Agere Systems Inc. | Metal-oxide-semiconductor device having an enhanced shielding structure |
DE102004057235B4 (en) | 2004-11-26 | 2007-12-27 | Infineon Technologies Ag | Vertical trench transistor and method for its production |
US7453119B2 (en) * | 2005-02-11 | 2008-11-18 | Alphs & Omega Semiconductor, Ltd. | Shielded gate trench (SGT) MOSFET cells implemented with a schottky source contact |
JP4955222B2 (en) | 2005-05-20 | 2012-06-20 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
CN101542731B (en) * | 2005-05-26 | 2012-07-11 | 飞兆半导体公司 | Trench-gate field effect transistors and methods of forming the same |
CN101536163B (en) * | 2005-06-10 | 2013-03-06 | 飞兆半导体公司 | Charge balance field effect transistor |
US7385248B2 (en) * | 2005-08-09 | 2008-06-10 | Fairchild Semiconductor Corporation | Shielded gate field effect transistor with improved inter-poly dielectric |
US7319256B1 (en) | 2006-06-19 | 2008-01-15 | Fairchild Semiconductor Corporation | Shielded gate trench FET with the shield and gate electrodes being connected together |
-
2006
- 2006-06-19 US US11/471,279 patent/US7319256B1/en active Active
-
2007
- 2007-05-21 MY MYPI20085046A patent/MY147032A/en unknown
- 2007-05-21 CN CN2010102251608A patent/CN101908562B/en not_active Expired - Fee Related
- 2007-05-21 AT AT0928507A patent/AT505888A2/en not_active Application Discontinuation
- 2007-05-21 CN CN2007800230139A patent/CN101473443B/en not_active Expired - Fee Related
- 2007-05-21 WO PCT/US2007/069329 patent/WO2007149666A2/en active Application Filing
- 2007-05-21 DE DE112007001454T patent/DE112007001454T5/en not_active Withdrawn
- 2007-05-21 JP JP2009516615A patent/JP5363978B2/en active Active
- 2007-05-21 KR KR1020087030499A patent/KR101437701B1/en active IP Right Grant
- 2007-05-25 TW TW096118749A patent/TWI443824B/en active
- 2007-11-12 US US11/938,583 patent/US7473603B2/en active Active
-
2008
- 2008-11-11 US US12/268,616 patent/US7859047B2/en active Active
-
2010
- 2010-12-27 US US12/978,824 patent/US20110204436A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5126807A (en) * | 1990-06-13 | 1992-06-30 | Kabushiki Kaisha Toshiba | Vertical MOS transistor and its production method |
US5648283A (en) * | 1992-08-07 | 1997-07-15 | Advanced Power Technology, Inc. | High density power device fabrication process using undercut oxide sidewalls |
US5998833A (en) * | 1998-10-26 | 1999-12-07 | North Carolina State University | Power semiconductor devices having improved high frequency switching and breakdown characteristics |
US7091573B2 (en) * | 2002-03-19 | 2006-08-15 | Infineon Technologies Ag | Power transistor |
Cited By (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007002857A2 (en) * | 2005-06-29 | 2007-01-04 | Fairchild Semiconductor Corporation | Structures and methods for forming shielded gate field effect transistors |
WO2007002857A3 (en) * | 2005-06-29 | 2009-04-23 | Fairchild Semiconductor | Structures and methods for forming shielded gate field effect transistors |
US7718545B1 (en) * | 2006-10-30 | 2010-05-18 | Hewlett-Packard Development Company, L.P. | Fabrication process |
US9484444B2 (en) * | 2007-05-25 | 2016-11-01 | Mitsubishi Electric Corporation | Semiconductor device with a resistance element in a trench |
US20080290407A1 (en) * | 2007-05-25 | 2008-11-27 | Mitsubishi Electric Corporation | Semiconductor device |
US9484451B2 (en) | 2007-10-05 | 2016-11-01 | Vishay-Siliconix | MOSFET active area and edge termination area charge balance |
US20100013009A1 (en) * | 2007-12-14 | 2010-01-21 | James Pan | Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance |
US20110121384A1 (en) * | 2008-07-25 | 2011-05-26 | Nxp B.V. | Trench-gate semiconductor device |
US8901638B2 (en) * | 2008-07-25 | 2014-12-02 | Nxp B.V. | Trench-gate semiconductor device |
CN101740612A (en) * | 2008-11-14 | 2010-06-16 | 半导体元件工业有限责任公司 | Contact structure for semiconductor device having trench shield electrode and method |
US7915672B2 (en) | 2008-11-14 | 2011-03-29 | Semiconductor Components Industries, L.L.C. | Semiconductor device having trench shield electrode structure |
US8362548B2 (en) * | 2008-11-14 | 2013-01-29 | Semiconductor Components Industries, Llc | Contact structure for semiconductor device having trench shield electrode and method |
US9306018B2 (en) * | 2008-11-14 | 2016-04-05 | Semiconductor Components Industries, Llc | Trench shielding structure for semiconductor device and method |
US8552535B2 (en) | 2008-11-14 | 2013-10-08 | Semiconductor Components Industries, Llc | Trench shielding structure for semiconductor device and method |
US20140197483A1 (en) * | 2008-11-14 | 2014-07-17 | Semiconductor Components Industries, Llc | Trench shielding structure for semiconductor device and method |
TWI463660B (en) * | 2008-11-14 | 2014-12-01 | Semiconductor Components Ind | Semiconductor device having trench shield electrode structure |
US20100123187A1 (en) * | 2008-11-14 | 2010-05-20 | Burke Peter A | Contact structure for semiconductor device having trench shield electrode and method |
US20100123188A1 (en) * | 2008-11-14 | 2010-05-20 | Prasad Venkatraman | Semiconductor device having trench shield electrode structure |
US10868113B2 (en) | 2008-12-08 | 2020-12-15 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US9293526B2 (en) | 2008-12-08 | 2016-03-22 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US9748329B2 (en) | 2008-12-08 | 2017-08-29 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US9391193B2 (en) | 2008-12-08 | 2016-07-12 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8963212B2 (en) | 2008-12-08 | 2015-02-24 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
CN102246306A (en) * | 2008-12-08 | 2011-11-16 | 飞兆半导体公司 | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US9431249B2 (en) | 2011-12-01 | 2016-08-30 | Vishay-Siliconix | Edge termination for super junction MOSFET devices |
US9614043B2 (en) * | 2012-02-09 | 2017-04-04 | Vishay-Siliconix | MOSFET termination trench |
US9935193B2 (en) | 2012-02-09 | 2018-04-03 | Siliconix Technology C. V. | MOSFET termination trench |
US20130207227A1 (en) * | 2012-02-09 | 2013-08-15 | Vishay-Siliconix | Mosfet termination trench |
US9842911B2 (en) | 2012-05-30 | 2017-12-12 | Vishay-Siliconix | Adaptive charge balanced edge termination |
US10229988B2 (en) | 2012-05-30 | 2019-03-12 | Vishay-Siliconix | Adaptive charge balanced edge termination |
US10388776B2 (en) | 2013-03-12 | 2019-08-20 | Infineon Technologies Ag | Semiconductor device having an active trench and a body trench |
US20170250271A1 (en) * | 2013-03-12 | 2017-08-31 | Infineon Technologies Ag | Semiconductor Device Having an Active Trench and a Body Trench |
US11309410B2 (en) | 2013-03-12 | 2022-04-19 | Infineon Technologies Ag | Semiconductor device having active and inactive semiconductor mesas |
US10134885B2 (en) * | 2013-03-12 | 2018-11-20 | Infineon Technologies Ag | Semiconductor device having an active trench and a body trench |
US10680089B2 (en) | 2013-03-12 | 2020-06-09 | Infineon Technologies Ag | Semiconductor device having an active trench and a body trench |
US9202910B2 (en) | 2013-04-30 | 2015-12-01 | Infineon Technologies Austria Ag | Lateral power semiconductor device and method for manufacturing a lateral power semiconductor device |
US9887259B2 (en) | 2014-06-23 | 2018-02-06 | Vishay-Siliconix | Modulated super junction power MOSFET devices |
US10283587B2 (en) | 2014-06-23 | 2019-05-07 | Vishay-Siliconix | Modulated super junction power MOSFET devices |
US10340377B2 (en) | 2014-08-19 | 2019-07-02 | Vishay-Siliconix | Edge termination for super-junction MOSFETs |
US9882044B2 (en) | 2014-08-19 | 2018-01-30 | Vishay-Siliconix | Edge termination for super-junction MOSFETs |
US10658351B2 (en) | 2017-08-22 | 2020-05-19 | Semiconductor Components Industries, Llc | Electronic device including a transistor having structures with different characteristics |
US11127731B2 (en) | 2017-08-22 | 2021-09-21 | Semiconductor Components Industries, Llc | Electronic device including a transistor having structures with different characteristics |
US11183569B2 (en) * | 2018-12-07 | 2021-11-23 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
US10784373B1 (en) | 2019-03-14 | 2020-09-22 | Semiconductor Components Industries, Llc | Insulated gated field effect transistor structure having shielded source and method |
US11222976B2 (en) | 2019-03-14 | 2022-01-11 | Semiconductor Components Industries, Llc | Insulated gated field effect transistor structure having shielded source and method |
US11637201B2 (en) | 2019-03-14 | 2023-04-25 | Semiconductor Components Industries, Llc | Insulated gated field effect transistor structure having shielded source and method |
Also Published As
Publication number | Publication date |
---|---|
MY147032A (en) | 2012-10-15 |
AT505888A2 (en) | 2009-04-15 |
JP2009542002A (en) | 2009-11-26 |
US7473603B2 (en) | 2009-01-06 |
US20090057754A1 (en) | 2009-03-05 |
CN101473443A (en) | 2009-07-01 |
WO2007149666A2 (en) | 2007-12-27 |
WO2007149666A3 (en) | 2008-07-24 |
JP5363978B2 (en) | 2013-12-11 |
CN101473443B (en) | 2010-09-01 |
CN101908562B (en) | 2012-08-29 |
US20080064168A1 (en) | 2008-03-13 |
CN101908562A (en) | 2010-12-08 |
DE112007001454T5 (en) | 2009-04-30 |
US7859047B2 (en) | 2010-12-28 |
KR101437701B1 (en) | 2014-09-03 |
KR20090018638A (en) | 2009-02-20 |
US20110204436A1 (en) | 2011-08-25 |
US7319256B1 (en) | 2008-01-15 |
TW200810113A (en) | 2008-02-16 |
TWI443824B (en) | 2014-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7319256B1 (en) | Shielded gate trench FET with the shield and gate electrodes being connected together | |
KR101945336B1 (en) | Structure and method for forming a thick bottom dielectric (TBD) for trench-gate devices | |
US7452777B2 (en) | Self-aligned trench MOSFET structure and method of manufacture | |
US9306018B2 (en) | Trench shielding structure for semiconductor device and method | |
US6518127B2 (en) | Trench DMOS transistor having a double gate structure | |
US7915672B2 (en) | Semiconductor device having trench shield electrode structure | |
TWI591789B (en) | Method of making an insulated gate semiconductor device having a shield electrode structure | |
US8362548B2 (en) | Contact structure for semiconductor device having trench shield electrode and method | |
US8143679B2 (en) | Termination structure for power devices | |
US8643092B2 (en) | Shielded trench MOSFET with multiple trenched floating gates as termination | |
JP4860821B2 (en) | Semiconductor device manufacturing method | |
US20100065908A1 (en) | Alignment of trench for mos | |
KR20040033313A (en) | Edge termination in a trench-gate mosfet | |
US20060160320A1 (en) | Method of fabricating a semiconductor device | |
TW202308167A (en) | Bottom source trench mosfet with shield electrode | |
WO2007014321A2 (en) | Split electrode gate trench power device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, MAINE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KRAFT, NATHAN;KOCON, CHRISTOPHER BOGUSLAW;THORUP, PAUL;REEL/FRAME:019436/0725;SIGNING DATES FROM 20060809 TO 20060812 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644 Effective date: 20160916 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644 Effective date: 20160916 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:057694/0374 Effective date: 20210722 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH;REEL/FRAME:057969/0206 Effective date: 20211027 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:058871/0799 Effective date: 20211028 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0536 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0536 Effective date: 20230622 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:065653/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:065653/0001 Effective date: 20230622 |