US 20080059261 A1
A method for capturing and using design intent within an IC fabrication process. The design intent information is produced along with the design release by a design company. The design release and design intent information are coupled to an IC manufacturing facility where the design release is used for producing the layout of the integrated circuit and the design intent information is coupled to the equipment, especially the metrology equipment, within the IC manufacturing facility. As such, the design intent information can be used to optimize processing during IC fabrication to achieve optimization of the critical characteristics intended by the designer.
1. A business method for fabricating an integrated circuit comprising:
creating a design rule for an integrated circuit processing tool;
using the design rule to develop an integrated circuit that is defined by a design release;
sending the design release to an integrated circuit manufacturing facility that uses the integrated circuit processing tool;
fabricating an integrated circuit in accordance with the design release;
adjusting the fabricating step as performed by the integrated circuit processing tool in response to a comparison between design intent and an attribute obtained from a portion of the integrated circuit being fabricated; and
paying a royalty from the integrated circuit manufacturing facility to the integrated circuit equipment manufacturer for each integrated circuit that is fabricated using the design rule.
2. The business method of
3. The business method of
4. The business method of
5. The business method of
generating a list of equipment that is used and/or will be used by the integrated circuit manufacturing facility;
identifying the performance characteristics of the listed equipment;
generating the design rule using the performance characteristics of the listed equipment and device models of integrated circuit structures to be defined by the design rule.
This application is a divisional of U.S. patent application Ser. No. 10/818,929 filed Apr. 5, 2004 (Attorney Docket No. APPM/8410) which claims benefit of U.S. Provisional Patent Application Ser. No. 60/462,393, filed Apr. 11, 2003 (Attorney Docket No. APPM/8410L), both of which are herein incorporated by reference in their entireties.
1. Field of the Invention
The present invention relates to integrated circuit (IC) fabrication processes and techniques. More particularly, the present invention relates to a method and apparatus for capturing and using design intent in an IC fabrication process.
2. Description of the Related Art
Modern integrated circuit (IC) design and fabrication processes are complex and require the input of many entities. Generally design companies prepare integrated circuit designs that are then released to an IC manufacturing facility that uses integrated circuit fabrication equipment in a manner defined by the design release to fabricate the integrated circuit. In many instances the design release, although it captures the specific layout of the integrated circuit, does not capture the design intent of the designer. This is because design intent may encompass a variety of parameters beyond merely the physical layout of circuit elements; for example, design intent can include guidelines drawn to criteria such as circuit yield, speed and power consumption, timing closure, among others. Thus, even if the physical layout of circuit elements appears to translate correctly from design to fabrication, this does not necessarily confirm that the fabricated IC embodies all parameters of the designer's intent. As such, critical aspects of the integrated circuit that were considered by the designer are not tested nor considered as critical by the IC manufacturing facility during IC fabrication. Consequently, the IC may not operate as intended by the designers.
The ultimate design release is a layout that utilizes a plurality of component macros and other logic that interconnect the components to form an integrated circuit. The design release is sent to the IC manufacturing facility 122 along path 120.
The IC manufacturing facility 122 comprises EDA tools 124 that use the design release to produce masks for fabricating the integrated circuit and a wafer fabrication center 126 that uses the masks and the equipment supplied by the equipment manufacturer 130 along path 128 to fabricate the integrated circuit. Alternatively, the EDA tools 124 may be used in a separate facility from the IC manufacturing facility. The equipment manufacturer 130 supplies fabrication tools 132, methods 134 of using the tools 132, and various metrology equipment 136 that are used together for fabricating and testing wafers and circuits. The test results can be used to optimize the integrated circuit fabrication process performed by the tools 132.
The IC manufacturing facility 122 uses the equipment supplied on path 128 to fabricate masks and ultimately to fabricate the integrated circuit.
As mentioned above, various transistor models and parasitic capacitance models and model parameters are supplied from the IC manufacturing facility 122 to the circuit design phase 102 as components of the technical files 114, 116. Such feedback of the models and model parameters enables the design company to produce transistor designs that can be fabricated by the IC manufacturing facility 122.
The integrated circuits produced by the IC manufacturing facility should meet the design specifications that the design company was striving to achieve in the design release. However, the IC design assumes the IC dimensions are absolute and invariant, while the physical characteristics of an integrated circuit are generally statistical in nature such that the design company never achieves the exact physical characteristics that had been designed. The statistical nature of the physical characteristics (e.g., the layout) will result in a statistical variation in the electrical characteristics of the integrated circuit. Furthermore, the design company may have had critical characteristics (e.g., critical regions or critical pathways) around which the integrated circuit was designed and the manufacturing facility does not know of, nor consider, these critical characteristics when fabricating the IC. Consequently, the IC manufacturing facility ultimately produces an integrated circuit that is not optimized for these critical characteristics.
Therefore, there is a need in the art to capture and use the design intent of a designer such that the integrated circuit produced by a foundry is optimized using the design intent.
The invention provides a method and apparatus for capturing and using design intent within an IC fabrication process. The design intent information is produced along with the design release by a design company. The design release and design intent information are coupled to an IC manufacturing facility where the design release is used for producing the layout of the integrated circuit and the design intent information is coupled to the equipment, especially the metrology equipment, within the IC manufacturing facility. As such, the design intent information can be used to optimize processing during IC fabrication to achieve optimization of the critical characteristics intended by the designer. Parameters specified by the circuit designer, such as circuit yield, speed, power consumption, and the like, are thus substantially achieved in the fabricated circuit.
In one embodiment of the invention, the design intent information comprises the identification of specific critical components within the integrated circuit that should be focused upon by the metrology equipment to ensure that certain critical characteristics are achieved during fabrication. In another embodiment of the invention, the design intent of achieving optimization of the longest speed path within an integrated circuit is coupled to the equipment such that the metrology equipment can monitor critically important locations and critical dimensions of the longest speed path to ensure that the integrated circuit will operate as characterized by the design company. In another embodiment, certain design rules may be developed by the equipment manufacturer to optimize certain types of circuits within the equipment. These design rules are coupled to the design company, which embeds these design rules into the component macro modules or other component models to ensure that certain structures that are developed by the macro consider the design rule requirements of the equipment's manufacturing capability. The models and macros will contain manufacturability information that is related to the equipment that is to be used to produce the IC. As such, when these macro modules are used to design components within the integrated circuit the equipment within the IC manufacturing facility will automatically consider the design rule parameters and optimize that circuit manufacturing process or layout. Payment for the design rule may occur at the same time that the component macro module designers are paid (i.e., at the time that a royalty is paid for the integrated circuit being produced by the foundry).
So that the manner in which the above recited features of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.
It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
Within the IC manufacturing facility, there may be one or more controllers that control various combinations of process equipment. When controlling the process equipment 304, the design intent parameters 314 are used within the equipment control software 312 to insure that the process equipment is operated in such a manner that the design intent information supplied by the designer is fulfilled. In essence, the design intent information is supplied to the controller to facilitate creation of the design intent parameters 314 that inform the processing tools of what they are actually making such that they may optimize the product. This information may be supplied to the equipment manufacturer such that the tool is designed to facilitate using the design intent information. The design intent information may be processed (e.g., filtered or optimized) to produce the parameters 314. Additionally or alternatively, the design intent information for a specific design is supplied to the IC manufacturing facility along with the design release to enable the facility to optimize the integrated circuit fabrication process.
For example, if an SRAM module is to be fabricated upon a particular integrated circuit that is being fabricated by the processing equipment 402, the SRAM module has a critical dimensions requirement to enable the NMOS and PMOS transistors to be balanced. The design intent information identifies that a particular part number (e.g., the SRAM part number) is being created by the processing equipment 402. This part number may be applied to a database, such as a lookup table 412 that identifies specific test parameters that can be used to test the particular SRAM module being manufactured. Because the SRAM is identified as a critical component of the IC, the metrology equipment will focus testing on this component. For example, line width testing can be performed near the location of the SRAM. Although the LUT 412 is shown as being located in the metrology equipment, those skilled in the art will realize that the LUT 412 can be located in the controller 302 or elsewhere (e.g., via a LAN or WAN).
Metrology equipment that is flexible enough to produce such on-demand testing is the TRANSFORMA metrology equipment manufactured by Applied Materials Inc. of Santa Clara, Calif. By identifying the part number for the module being used on the integrated circuit, the metrology equipment can utilize test parameters that are optimized for insuring that, for example, the NMOS and PMOS transistors are balanced. As such, particular metrology testing will be performed with respect to the critical dimensions of the NMOS and PMOS transistors of the SRAM module. The testing may be used to optimize either processing of the wafer during fabrication or it may be used to optimize the mask creation process wherein, for example, mask trimming can be optimized in view of the measurements taken by the metrology equipment.
In another embodiment of the invention, the designer identifies the longest speed path within the logic on an integrated circuit as the design intent information. This longest speed path is identified as a critical characteristic of the integrated circuit. The design intent information is passed to the metrology equipment 406 to insure that testing is performed to achieve optimization of the longest speed path. As such, the metrology equipment 406 will be directed to monitor the critical dimensions of the circuit components and lines along the longest path. The measurements made by the metrology equipment 406 can be matched to a database 414 of information to insure that the parameters and critical dimensions of the longest path are being met by the processing equipment. Such metrology can be performed by comparing images of an ideal line or transistor that is stored within a database to the measured or captured line or transistor that has been produced by the processing equipment 402. The result of the comparison can be used to control the processing equipment 402 to achieve the ideal line and/or transistor structure that provides the best long pathway performance.
Returning to the method 500 of
For example, the manufacturability information within a design rule may provide process models for the IC manufacturing equipment that will be used to manufacture the IC. These process models allow a comparison of yield vs. performance such that a designer can select a level of tradeoff between yield and performance. Additionally, in view of manufacturability information, the designer can change design attributes such as floor plan, RTL code, layout, routing, line widths, via count and placement, layer thickness, and so on. The manufacturability information allows for the development and use of a statistical model-based set of design and verification models or rules that function in 3 dimensions, e.g., position on the substrate, width of the feature and thickness of the feature. Process models that include such manufacturability information may be formed for equipment that performs CMP, lithography, etch, plating, chemical and physical vapor, deposition, oxidation, and the like.
At step 506, the design rule is used to design the integrated circuit such that when a designer selects a particular structure from the macro library that structure will automatically comply with the design rule.
At step 508, the IC design is sent to the IC manufacturing facility. At step 510, for each IC that is created using the macro that contains the design rule, a royalty is paid to both the IP company for the macro and to the equipment manufacturer for use of the design rule. Alternatively, the equipment manufacturer could be paid an access fee or other form of royalty for the design rule.
The manufacturability information can be produced for the models by performing EDA testing at the equipment manufacturer's facility. Generally, the EDA testing is completed at the equipment manufacturer's facility and the model can be created using the EDA data by an EDA company or the equipment manufacturer. As such, the models can be produced and distributed to the designers prior to an IC manufacturing facility having the equipment. The designer can then design ICs using the equipment manufacturer's models and request that the IC manufacturing facility use the equipment specified in the design. Because the models are closely tied to specific equipment sub-modules (e.g., a specific etch reactor, a specific deposition reactor, and the like), the statistical distribution of physical attributes is tighter than if the designer designed an IC without the manufacturability information-based models, i.e., design to an unknown suite of equipment used by an IC manufacturing facility. By designing with specific sub-modules in mind, the granularity of the design parameters is reduced thus enabling designs that result in the production of ICs with very high performance, repeatability and yield.
While foregoing is directed to various embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.