Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20080179626 A1
Publication typeApplication
Application numberUS 11/669,164
Publication dateJul 31, 2008
Filing dateJan 31, 2007
Priority dateJan 31, 2007
Also published asUS7528045, US20090072325
Publication number11669164, 669164, US 2008/0179626 A1, US 2008/179626 A1, US 20080179626 A1, US 20080179626A1, US 2008179626 A1, US 2008179626A1, US-A1-20080179626, US-A1-2008179626, US2008/0179626A1, US2008/179626A1, US20080179626 A1, US20080179626A1, US2008179626 A1, US2008179626A1
InventorsChih-Chiang Wu, Shih-Fang Tzou, Shih-Chieh Hsu, Jen-Hong Huang
Original AssigneeChih-Chiang Wu, Shih-Fang Tzou, Shih-Chieh Hsu, Jen-Hong Huang
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Mos transistor and manufacturing methods thereof
US 20080179626 A1
Abstract
A method for manufacturing a metal-oxide semiconductor (MOS) transistor includes providing a substrate having at least a gate structure and a shallow trench isolation (STI) formed thereon, performing a first etching process to form recesses in the substrate respectively at two sides of the gate structure, performing a selective epitaxial growth (SEG) process to form epitaxial silicon layers in the recesses respectively, accordingly a seam is formed in between the epitaxial silicon layer and the STI, forming a dielectric layer in the seam, and performing a self-aligned silicide (salicide) process.
Images(16)
Previous page
Next page
Claims(24)
1-15. (canceled)
16. A method for manufacturing a MOS transistor comprising steps of:
providing a substrate having at least a gate structure having a hard mask layer and a cap layer formed thereon and a shallow trench isolation (STI);
performing a first etching process to form recesses in the substrate respectively on two sides of the gate structure;
performing a selective epitaxial growth (SEG) process to form epitaxial silicon layers in the recesses respectively, a seam being accordingly formed between the epitaxial silicon layer and the STI;
performing a deposition process to deposit a dielectric layer on the substrate, the dielectric layer filling the seams;
performing a second etching process to remove the dielectric layer except the seams, the hard mask layer, and the cap layer after the deposition process; and
performing a self-aligned silicidation (salicide) process.
17. The method of claim 16 wherein the gate structure further comprises:
a gate dielectric layer;
a gate conductive layer formed on the gate dielectric layer; and
a spacer formed on sidewalls of the gate conductive layer.
18. The method of claim 16 further comprising a first pre-cleaning step performed after the first etching process to remove residuals from the substrate and the recesses.
19. The method of claim 16 further comprising a step of forming a salicide barrier (SAB) layer before performing the salicide process.
20. The method of claim 19 further comprising a second pre-cleaning step performed after forming the SAB layer to remove residuals from the substrate, the gate structure, and the epitaxial silicon layers.
21. The method of claim 19 wherein the SAB layer comprises silicon dioxide or silicon nitride.
22. The method of claim 16 wherein the dielectric layer comprises silicon oxide, silicon oxynitride, or silicon nitride.
23. The method of claim 16 wherein the deposition process further comprises a high density plasma chemical vapor deposition (HDP-CVD), atmosphere pressure chemical vapor deposition (APCVD), sub-atmosphere chemical vapor deposition (SACVD), low pressure chemical vapor deposition (LPCVD), or plasma enhanced chemical vapor deposition (PECVD).
24. The method of claim 16 wherein the second etching process comprises a dry etching process or a wet etching process.
25. The method of claim 16 wherein the gate structure is a gate structure of a PMOS transistor.
26. The method of claim 25, wherein the epitaxial silicon layer comprises silicon germanium (SiGe).
27. The method of claim 16 wherein the gate structure is a gate structure of an NMOS transistor.
28. The method of claim 25, wherein the epitaxial silicon layer comprises silicon carbide (SiC).
29. A metal-oxide semiconductor (MOS) transistor comprising:
a gate structure positioned in an active area defined in a substrate;
a recessed source/drain; and
an asymmetric shallow trench isolation (STI) for electrically isolating the active areas, a surface of the asymmetric STI and the substrate being coplanar.
30. The MOS transistor of claim 29 wherein the gate structure further comprises:
a gate dielectric layer;
a gate conductive layer positioned on the gate dielectric layer;
a spacer positioned on sidewalls of the gate conductive layer; and
lightly doped drains respectively positioned in the substrate on two sides of the gate conductive layer.
31. The MOS transistor of claim 29 wherein the asymmetric STI is a multiple STI.
32. The MOS transistor of claim 31 wherein the multiple STI comprises a main STI and a sub-STI positioned on at least one side of the main STI.
33. The MOS transistor of claim 32 wherein the sub-STI comprises silicon dioxide, silicon oxynitride, or silicon nitride.
34. The MOS transistor of claim 29 wherein the gate structure is a gate structure of a PMOS transistor.
35. The MOS transistor of claim 34, wherein the recessed source/drain comprises silicon germanium (SiGe).
36. The MOS transistor of claim 29, wherein the gate structure is a gate structure of an NMOS transistor.
37. The MOS transistor of claim 36, wherein the recessed source/drain comprises silicon carbide (SiC).
38. The MOS transistor of claim 32, wherein a surface of the main STI and a surface of the sub-STI are coplanar.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention relates to a metal-oxide semiconductor (MOS) transistor and manufacturing methods thereof, and more particularly, to a MOS transistor and manufacturing methods thereof utilizing selective epitaxial growth (SEG) method.
  • [0003]
    2. Description of the Prior Art
  • [0004]
    Selective epitaxial growth (SEG) technology is used to form an epitaxial silicon layer on a single-crystalline substrate, in which the crystalline orientation of the epitaxial silicon layer is almost identical to that of the substrate. SEG technology is widely applied in manufacturing numerous kinds of semiconductor devices, such as MOS transistors having raised source/drain regions which benefits from good short channel character and low parasitical resistance and a MOS transistor having recessed source/drain which improves drain induced barrier lowering (DIBL) and punchthrough effect and reduces off-state current leakage and power consumption.
  • [0005]
    Generally, SEG technology includes performing a cleaning process to remove native oxides and other impurities from a surface of a substrate, then depositing an epitaxial silicon layer on the substrate and making the epitaxial silicon layer grow along with the silicon lattice of the substrate. Please refer to FIGS. 1-4, which are drawings illustrating a conventional method for manufacturing a MOS transistor utilizing SEG technology. As shown in FIG. 1, a substrate 100, such as a silicon substrate, is provided. The substrate 100 comprises a gate structure 110 having a gate dielectric layer 112, a gate conductive layer 114 formed on the gate dielectric layer 112, a hard mask layer 116 formed on the gate conductive layer 114 for defining and protecting the gate conductive layer 114, lightly doped drains (LDDs) 118 formed in the substrate 100 on two sides of the gate conductive layer 114, and a spacer 120 formed on sidewalls of the gate conductive layer 114. Additionally, active areas where the gate structure 110 is positioned are electrically isolated from each other by a shallow trench isolations (STIs) 130.
  • [0006]
    Please refer to FIG. 2. A patterned cap layer 140 is formed on the substrate 100 acting as a mask in an etching process. Then an isotropic dry etching process is performed to form recesses 150 in the substrate 100 where the patterned cap layer 140 does not cover. Please refer to FIG. 3. After a cleaning process used to remove native oxides and other impurities is performed, a SEG process is performed by filling the recesses 150 with an epitaxial silicon layer 152, such as a silicon germanium (SiGe) layer, to form a source/drain of a PMOS transistor.
  • [0007]
    Please refer to FIG. 3 again. The epitaxial silicon layer 152 grows along the silicon surface of the substrate 100 in the recess 150 and is in an identical orientation with the silicon lattice of the substrate 100. For example, the epitaxial silicon layer 152 grows along the arrow shown in FIG. 3. However, the STI 130 is filled with silicon oxide material, therefore a seam 154 is formed in between the epitaxial silicon layer 152 and the STI 130 after the SEG process. It is noteworthy that since many processes will be performed to clean the substrate 100 and to remove the hard mask layer 140 and the cap layer 116 after forming the epitaxial silicon layer 152, the seam 154 will successively grow larger and deeper into the epitaxial silicon layer 152, even exposing the substrate 100.
  • [0008]
    Please refer to FIG. 4. In the following process such as a self-align silicidation (Salicide) process, a metal layer (not shown) sputtered on the substrate 100 will react with silicon atom of the substrate 100 and result in a salicide layer 160. The existence of the seam 154 makes the silicon atoms of the epitaxial silicon layer 152 consumed by the metal layer excessively, and even exposes the substrate 100 to the metal layer. Therefore the salicide layer 160 may form under the STI 130 and cause current leakage.
  • SUMMARY OF THE INVENTION
  • [0009]
    Therefore the present invention provides a MOS transistor and manufacturing methods thereof to prevent the current leakage around the STI.
  • [0010]
    According to the claimed invention, a method for manufacturing a MOS transistor is provided. The method comprises steps of providing a substrate having at least a gate structure and a shallow trench isolation (STI) formed thereon, performing a first etching process to form recesses in the substrate respectively on two sides of the gate structure, performing a selective epitaxial growth (SEG) process to form epitaxial silicon layers in the recesses respectively, a seam being accordingly formed between the epitaxial silicon layer and the STI, forming a dielectric layer in the seam, and performing a self-aligned silicidation (salicide) process.
  • [0011]
    According to the claimed invention, another method for manufacturing a MOS transistor is provided. The method comprises steps of providing a substrate having at least a gate structure comprising a hard mask layer and a cap layer formed thereon and an STI, performing a first etching process to form recesses in the substrate respectively on two sides of the gate structure, performing an SEG process to form epitaxial silicon layers in the recesses respectively, a seam being accordingly formed between the epitaxial silicon layer and the STI, performing a deposition process to deposit a dielectric layer on the substrate, the dielectric layer filling the seams, performing a second etching process to remove the dielectric layer except the seams, the hard mask layer, and the cap layer, and performing a salicide process.
  • [0012]
    According to the claimed invention, a MOS transistor is further provided. The MOS transistor comprises a gate structure positioned in an active area defined in a substrate, a recessed source/drain, and an asymmetric shallow trench isolation (STI) for electrically isolating the active areas.
  • [0013]
    Accordingly, because a deposition process is performed after the SEG process, the deposited dielectric layer thus fills the seam formed in between the epitaxial silicon layer and the STI. Therefore the seams are prevented from enlarging and deepening in the following etching or cleaning processes, and thus the epitaxial silicon layer and the substrate is prevented from being excessively consumed in the salicide process. Consequently the current leaking caused by the existence of the seam is effectively improved.
  • [0014]
    These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0015]
    FIGS. 1-4 are schematic drawings illustrating a conventional method for manufacturing a MOS transistor utilizing SEG technology.
  • [0016]
    FIGS. 5-10 are schematic drawings illustrating a first preferred embodiment provided by the present invention.
  • [0017]
    FIGS. 11-15 are schematic drawings illustrating a second preferred embodiment provided by the present invention.
  • DETAILED DESCRIPTION
  • [0018]
    Please refer to FIGS. 5-10, which are schematic drawings illustrating a first preferred embodiment provided by the present invention. As shown in FIG. 5, a substrate 200 having at least a gate structure 210 and a shallow trench isolation (STI) 230 is provided. The gate structure 210 comprises a gate dielectric layer 212, a gate conductive layer 214 formed on the gate dielectric layer 212, a hard mask layer 216 formed on the gate conductive layer 214, lightly doped drains (LDDs) 218 formed in the substrate 200 on two sides of the gate conductive layer 214, and a spacer 220 formed on sidewalls of the gate conductive layer 214.
  • [0019]
    Please refer to FIG. 6. A first etching process is performed and a patterned cap layer 240 acting as a mask in the first etching process is selectively formed before the first etching process. Accordingly, recesses 250 are formed in the substrate 200 where the cap layer 240 does not cover. In addition, a first pre-cleaning step is performed after the first etching process to remove residuals from the substrate 200 and the recesses 250.
  • [0020]
    Please refer to FIG. 7. Next, a selective epitaxial growth (SEG) process is performed to form epitaxial silicon layers 252 in the recesses 250 respectively. When the gate structure 210 is a gate structure of a PMOS transistor, the epitaxial silicon layer 252 comprises silicon germanium (SiGe); when the gate structure 210 is a gate structure of an NMOS transistor, the epitaxial silicon layer 252 comprises silicon carbide (SiC). As shown in FIG. 7, a third etching process is performed after the SEG process to remove the hard mask layer 216 and the cap layer 240.
  • [0021]
    It is noteworthy that the epitaxial silicon layer 252 grows along the silicon lattice of the substrate 200 in the recess 250. As shown in FIG. 7, the (1,1,0) crystallographic substrate 200 provided by the first preferred embodiment makes the epitaxial silicon layer 252 grow in the identical (1,1,0) orientation. In other words, the epitaxial silicon layers 252 grows along the arrows shown in FIG. 7. Furthermore, because the STI 230 is filled with silicon oxide, the epitaxial silicon layer 252 cannot grow along a surface of the STI 230. Due to the two abovementioned growth characters, there is a seam 254 formed in between the epitaxial silicon layer 252 and the STI 230 after the SEG process.
  • [0022]
    Please refer to FIG. 8. A deposition process is performed to form a dielectric layer 260 on the substrate 200. The deposition process comprises a high density plasma chemical vapor deposition (HDP-CVD), atmosphere pressure chemical vapor deposition (APCVD), sub-atmosphere chemical vapor deposition (SACVD), low pressure chemical vapor deposition (LPCVD), or plasma enhanced chemical vapor deposition (PECVD). Please note that the dielectric layer 260 fills the seams 254. The dielectric layer 260 comprises materials such as silicon oxide, silicon oxynitride, or silicon nitride.
  • [0023]
    Please refer to FIG. 9. Next, a second etching process such as a dry etching process or a wet etching process is performed to remove the dielectric layer 260 except the seams 254, and thus dielectric layers 262 formed in and filled the seams 254 are obtained.
  • [0024]
    Please refer to FIG. 10. A self-aligned silicidation (salicide) process is performed to form a salicide layer 270 on the gate conductive layer 214, the LDDs 218, and the epitaxial silicon layers 252. In addition, a silicide barrier (SAB) layer such as a silicon dioxide layer or a silicon nitride layer (not shown) can be formed on the substrate 200 before the salicide process. The SAB layer is used to cover a portion of the substrate 200 or the gate structure 210 where the salicide layer 270 should not be formed. After forming the SAB layer, a second pre-cleaning step is performed to remove residuals from the substrate 200, the gate structure 210, and the epitaxial silicon layer 252, then the salicide process is performed.
  • [0025]
    In the first preferred embodiment, the seams 254 caused by the abovementioned growth characters of the epitaxial silicon layer are filled with the dielectric layers 262, therefore damages to the substrate 200 through the seams 254 during the following etching or cleaning processes are prevented by the filled dielectric layers 262. The dielectric layers 262 also prevent the epitaxial silicon layers 252 and the substrate 200 from excessive consumption through the seams 254 in the salicide process. Consequently, current leakage caused by the salicide which is formed under the STI 230 is prevented.
  • [0026]
    Please refer to FIGS. 11-15, which are schematic drawings illustrating a second preferred embodiment provided by the present invention. As shown in FIG. 11, a substrate 300 having at least a gate structure 310 and a STI 330 is provided. The gate structure 310 comprises a gate dielectric layer 312, a gate conductive layer 314 formed on the gate dielectric layer 312, a hard mask layer 316 formed on the gate conductive layer 314, LDDs 318 formed in the substrate 300 on two sides of the gate conductive layer 314, and a spacer 320 formed on sidewalls of the gate conductive layer 314.
  • [0027]
    Please refer to FIG. 12. A first etching process is performed and a patterned cap layer 340 used as a mask in the first etching process is selectively formed before the first etching process. Accordingly, recesses 350 are formed in the substrate 300 where the cap layer 340 does not cover. In addition, a first pre-cleaning step is performed after the first etching process to remove residuals from the substrate 300 and the recesses 350.
  • [0028]
    Please refer to FIG. 13. Next, a SEG process is performed to form epitaxial silicon layers 352 in the recesses 350 respectively. As mentioned above, because of the growth characters of the epitaxial silicon layers 352, there is a seam 354 formed in between the epitaxial silicon layer 352 and the STI 330.
  • [0029]
    Please refer to FIGS. 14 and 15. A deposition process is performed to form a dielectric layer 360 on the substrate 300. The deposition process comprises a high density plasma chemical vapor deposition (HDP-CVD), atmosphere pressure chemical vapor deposition (APCVD), sub-atmosphere chemical vapor deposition (SACVD), low pressure chemical vapor deposition (LPCVD), or plasma enhanced chemical vapor deposition (PECVD). Please note that the dielectric layer 360 fills the seams 354. The dielectric layer 360 comprises materials such as silicon oxide, silicon oxynitride, or silicon nitride. As shown in the FIG. 15, a second etching process such as a dry etching process or a wet etching process is performed to remove the dielectric layer 360 except the seams 354, the hard mask layer 316, and the cap layer 340, and thus dielectric layers 362 formed in and filled the seams 354 are obtained.
  • [0030]
    Next, the substrate 300 undergoes a salicide process. Because the process is similar to the process in the first preferred embodiment, further description of the process is omitted in the interest of brevity in the second embodiment.
  • [0031]
    In the second preferred embodiment, the seams 354 caused by the abovementioned growth characters of the epitaxial silicon layer 352 are filled with the dielectric layers 362, therefore damages to the substrate 300 through the seams 354 during the following etching or cleaning processes are prevented by the filled dielectric layer 362. The dielectric layers 362 also prevent the epitaxial silicon layers 352 and the substrate 300 from excessive consumption through the seams 354 in the salicide process. Consequently, current leakage caused by the salicide which is formed under the STI 330 is prevented. Furthermore, because the dielectric layer 360 except the seams 354, the hard mask layer 316, and the cap layer 340 are removed simultaneously, the processes are simplified and damages to the substrate 300 in the etching or cleaning processes are accordingly reduced.
  • [0032]
    The present invention herein also provides a MOS transistor. Please refer to FIG. 15 again. The MOS transistor comprises a gate structure 310 positioned in an active area defined on a substrate 300. The gate structure 310 comprises a gate dielectric layer 312, a gate conductive layer 314 formed on the gate dielectric layer 312, a spacer 320 formed on sidewalls of the gate conductive layer 314, and LDDs 318 formed in two sides of the gate conductive layer 314.
  • [0033]
    Please refer to FIG. 15 again. The provided MOS transistor further comprises epitaxial silicon layers 352 used to be recessed source/drain and an asymmetric STI 370 for electrically isolating the active areas. When the MOS transistor is a PMOS transistor, the recessed source/drain comprises silicon germanium (SiGe); when the MOS transistor is an NMOS transistor, the recessed source/drain comprises silicon carbide (SiC).
  • [0034]
    It is noteworthy that the STI 370 provided by the present invention is an asymmetric and multiple STI. As shown in FIG. 15, the STI 370 comprises a main STI 330 and a sub-STI 362 positioned on at least one side of the main STI 330. The sub-STI 362 comprises a dielectric layer such as a silicon dioxide layer, a silicon oxynitride layer, or a silicon nitride layer while the material filling the main STI 330 can be identical to or different from that in the sub-STI 362. Please refer to FIG. 15 again. The existence of the sub-STI 362 prevents the contiguous point 380 of the epitaxial silicon layer 352, the substrate 300, and the main STI 330 from explosion and from consumption during the following etching or cleaning processes. The existence of the sub-STI 362 also prevents the contiguous point 380 from reacting with a metal layer in the salicide process, therefore the salicide layer will not be formed under the main STI 330 through the excessively consumed contiguous point 380. Accordingly, current leakage is also prevented.
  • [0035]
    As abovementioned, because seams are formed in between epitaxial silicon layers and STIs after a SEG process, a deposition is performed to fill the seams with a dielectric layer after the SEG process. In other words, the contiguous point of the epitaxial silicon layer, the substrate, and the STI is filled with the dielectric layer, therefore the contiguous point is prevented from downward etching in the following etching or cleaning processes. The problems of excessive consumption to the substrate through the seams in the salicide process and current leakage caused from the salicide formed under the STI are also prevented.
  • [0036]
    Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US6541343 *Dec 30, 1999Apr 1, 2003Intel CorporationMethods of making field effect transistor structure with partially isolated source/drain junctions
US6887762 *Nov 5, 1999May 3, 2005Intel CorporationMethod of fabricating a field effect transistor structure with abrupt source/drain junctions
US7195985 *Jan 4, 2005Mar 27, 2007Intel CorporationCMOS transistor junction regions formed by a CVD etching and deposition sequence
US7314804 *Jan 4, 2005Jan 1, 2008Intel CorporationPlasma implantation of impurities in junction region recesses
US20070020864 *Jul 16, 2005Jan 25, 2007Chartered Semiconductor MfgMethod and structure to prevent silicide strapping of source/drain to body in semiconductor devices with source/drain stressor
US20070264765 *May 11, 2006Nov 15, 2007Bang-Chiang LanMethod of manufacturing metal oxide semiconductor and complementary metal oxide semiconductor
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8623713Sep 15, 2011Jan 7, 2014International Business Machines CorporationTrench isolation structure
US8704310 *Feb 5, 2013Apr 22, 2014International Business Machines CorporationTrench isolation structure
US20110248341 *Apr 12, 2011Oct 13, 2011Matthew Alan RingContinuous asymmetrically sloped shallow trench isolation region
US20130146985 *Feb 5, 2013Jun 13, 2013International Business Machines CorporationTrench isolation structure
Classifications
U.S. Classification257/190, 257/E21.403, 257/E29.246, 438/285
International ClassificationH01L29/778, H01L21/336
Cooperative ClassificationH01L29/7848, H01L29/66636, H01L21/76232, H01L29/665, H01L21/28518, H01L29/6659
European ClassificationH01L29/66M6T6F11B3, H01L29/78R6, H01L21/285B4A, H01L21/762C6
Legal Events
DateCodeEventDescription
Jan 31, 2007ASAssignment
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WU, CHIH-CHIANG;TZOU, SHIH-FANG;HSU, SHIH-CHIEH;AND OTHERS;REEL/FRAME:018827/0250
Effective date: 20070126
Oct 4, 2012FPAYFee payment
Year of fee payment: 4
Oct 16, 2016FPAYFee payment
Year of fee payment: 8