Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20080265996 A1
Publication typeApplication
Application numberUS 12/108,502
Publication dateOct 30, 2008
Filing dateApr 23, 2008
Priority dateMay 1, 2002
Also published asUS8811917, US20090285194, US20140327481, WO2009122298A2, WO2009122298A3
Publication number108502, 12108502, US 2008/0265996 A1, US 2008/265996 A1, US 20080265996 A1, US 20080265996A1, US 2008265996 A1, US 2008265996A1, US-A1-20080265996, US-A1-2008265996, US2008/0265996A1, US2008/265996A1, US20080265996 A1, US20080265996A1, US2008265996 A1, US2008265996A1
InventorsWan Jong Kim, Kyoung Joon Cho, Shawn Patrick Stapleton, Jong Heon Kim, Dali Yang
Original AssigneeDali Systems Co., Ltd
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Digital Hybrid Mode Power Amplifier System
US 20080265996 A1
Abstract
A RF-digital hybrid mode power amplifier system for achieving high efficiency and high linearity in wideband communication systems is disclosed. The present invention is based on the method of adaptive digital predistortion to linearize a power amplifier in the RF domain. The power amplifier characteristics such as variation of linearity and asymmetric distortion of the amplifier output signal are monitored by the narrowband feedback path and controlled by the adaptation algorithm in a digital module. Therefore, the present invention could compensate the nonlinearities as well as memory effects of the power amplifier systems and also improve performances, in terms of power added efficiency, adjacent channel leakage ratio and peak-to-average power ratio. The present disclosure enables a power amplifier system to be field reconfigurable and support multi-modulation schemes (modulation agnostic), multi-carriers and multi-channels. As a result, the digital hybrid mode power amplifier system is particularly suitable for wireless transmission systems, such as base-stations, repeaters, and indoor signal coverage systems, where baseband I-Q signal information is not readily available.
Images(11)
Previous page
Next page
Claims(11)
1. A digital hybrid mode power amplifier system comprising a digital module for receiving at least one of RF and multi-channel digital input, a power amplifier portion responsive to signals representative of the output of the digital module, and a feedback portion for feeding back to the digital module signals representative of the output of the power amplifier portion.
2. The digital hybrid mode power amplifier system of claim 1 wherein the digital module comprises a one or more of a digital field programmable gate array, digital-to-analog converters, analog-to-digital converters, and a phase-locked loop.
3. The digital hybrid mode power amplifier system of claim 1 wherein the power amplifier part comprises at least one of an up-converter for real signal and an analog quadrature modulator for real and complex signals, a high power amplifier with multi-stage drive amplifiers, and a temperature sensor.
4. The digital hybrid mode power amplifier system of claim 1 wherein the feedback portion comprises at least one of a directional coupler, a mixer, a low pass filter, gain amplifiers, a band pass filter, and detectors.
5. The digital hybrid mode power amplifier system of claim 2 configured for the base station applications wherein the digital field programmable gate array comprises one or more of a digital up-converter, a crest factor reduction, a predistorter, and a digital quadrature modulator.
6. The digital hybrid mode power amplifier system of claim 2 configured for repeater applications wherein the digital field programmable gate array comprises at least one of a digital quadrature demodulator, a crest factor reduction, a predistorter, and a digital quadrature modulator.
7. The digital hybrid mode power amplifier system of claim 2 wherein the digital digital field programmable gate array provides predistortion that compensates adaptively for both nonlinearity and memory effects of the power amplifier portion by generating asymmetric distortion of the power amplifier.
8. The digital hybrid mode power amplifier system of claim 2 wherein the digital field programmable gate array comprises an adaptation algorithm to determine the optimum gate bias voltage of the power amplifier for stabilizing the linearity fluctuations due to the temperature changes of the power amplifier.
9. The power amplifier system of claim 3 wherein the power amplifier portion uses at least one of the group of efficiency boosting techniques comprising Doherty, Envelope Elimination and Restoration, Envelope Tracking, Envelope Following, and Linear amplification using Nonlinear Components in order to maximize the efficiency of the DHMPA system.
11. The power amplifier system of claim 1 wherein in-band distortions resulting from the clipped signal at the output of the power amplifier portion caused by crest factor reduction is compensated by a DAC and UPC responsive to the Digital portion.
12. A method for updating coefficients of the predistortion in the DHMPA system of the present invention, comprising:
searching locations of the main channel signal to detect the adjacent channel powers; and
extracting coefficients based on the multi-directional search algorithm comprising evaluation, rotation, expansion, and contraction by using the adjacent channel power value or the adjacent channel power ratio as a evaluation function.
Description
    RELATED APPLICATIONS
  • [0001]
    This is a continuation-in-part of U.S. patent application Ser. No. 12/021,241, filed Jan. 28, 2008, entitled Power Amplifier Time-Delay Invariant Predistortion Methods and Apparatus, which in turn is a continuation-in-part of U.S. patent application Ser. No. 11/799,239, filed Apr. 30, 2007, entitled High Efficiency Linearization Power Amplifier For Wireless Communication, which in turn is a continuation-in-part of U.S. patent application Ser. No. 11/262,079, filed Oct. 27, 2005, entitled System and Method for Digital Memorized Predistortion for Wireless Communication, which in turn is a continuation of U.S. patent application Ser. No. 10/137,556, now U.S. Pat. No. 6,985,704, entitled System and Method for Digital Memorized Predistortion for Wireless Communication, all of which are incorporated herein by reference. This application claims the benefit of U.S. patent application Ser. No. 11/961,969 filed Dec. 20, 2007, entitled A Method for Baseband Predistortion Linearization in Multi-Channel Wideband Communication Systems. This application claims the benefit of U.S. Provisional Patent Application Ser. No. 60/925,603, filed Apr. 23, 2007, and having the same inventors as the present case with the exception of Dali Yang, and also claims the benefit of U.S. Provisional Application Ser. No. 61/041,164, filed Mar. 31, 2008, entitled An Efficient Peak Cancellation Method For Reducing The Peak-To-Average Power Ratio In Wideband Communication Systems, and also claims the benefit of U.S. Provisional Application Ser. No. 61/012,416, filed Dec. 7, 2007, entitled Baseband Derived RF Digital Predistortion, and also claims the benefit of U.S. Provisional Application Ser. No. 60/925,577, filed Apr. 23, 2007, entitled N-Way Doherty Distributed Power Amplifier. Further, this application claims the benefit of U.S. patent application Ser. No. 11/962,025, filed Dec. 20, 2007, entitled Power Amplifier Predistortion Methods and Apparatus, U.S. Provisional Patent Application Ser. No. 60/969,127, filed Aug. 30, 2007, entitled Analog Power Amplifier Predistortion Methods and Apparatus, and U.S. Provisional Patent Application Ser. No. 60/969,131, entitled Power Amplifier Predistortion Methods and Apparatus Using Envelope and Phase Detector. All of the foregoing are incorporated herein by reference.
  • FIELD OF THE INVENTION
  • [0002]
    The present invention generally relates to wireless communication systems using complex modulation techniques. More specifically, the present invention relates to power amplifier systems for wireless communications.
  • BACKGROUND OF THE INVENTION
  • [0003]
    A wideband mobile communication system using complex modulation techniques, such as wideband code division access (WCDMA) and orthogonal frequency division multiplexing (OFDM), has large peak-to-average power ratio (PAPR) specifications and hence requires highly linear power amplifiers for its RF transmissions. The conventional feedforward linear power amplifier (FFLPA) has been widely utilized due to its excellent linearity performance in spite of poor power efficiency.
  • [0004]
    Conventional FFLPAs are mainly based on the principle of error subtraction and power-matching with dedicated hardware circuitries to realize non-linear corrections to PA. These approaches must use an auxiliary PA and complicated hardware circuitries to match exactly the transmitted power-balance, time-delay and errors generated by the main PA. After a perfect matching is obtained, the non-linear distortion errors from the main PA can then be canceled by those distortion errors from the auxiliary PA. Due to the complexities of the nonlinear predistortion circuits, which among other things involve many variables and parameters, FFLPAs require significant fine tuning and other calibration efforts. In addition, such traditional FFLPA schemes are also vulnerable to fluctuating environmental conditions, such as temperature and humidity changes, since perfect alignment of the main PA's signal and that of the auxiliary PA are vital. As a result, traditional predistortion schemes are costly to implement and are limited in their predistortion accuracy and stability in a commercial wireless system environment.
  • [0005]
    In order to overcome the FFLPA's poor efficiency, digital baseband predistortion (PD) has been demonstrated due to the recent advances in digital signal processing (DSP) technology. In addition, Doherty power amplifiers (DPA) have also been applied to these linearization systems to improve power efficiency. However, there is still a demand for higher performance of the power amplifier such as more linearity and better efficiency with less expensive architecture.
  • [0006]
    Conventional DSP-based PD schemes utilize digital microprocessors to compute, calculate and correct the PA's nonlinearities: they perform fast tracking and adjustments of signals in the PA system. However, conventional DSP-based PD schemes are challenged by variations of the linearity performance of the amplifier due to the environment changing such as temperature and the asymmetric distortions of the output signal of the PA resulting from memory effects. All these variations and distortions have to be compensated for. Since conventional PD algorithms are based on a wideband feedback signal, they require a power-intensive and expensive high speed analog-to-digital converter (ADC) in order to capture necessary information, if at all possible, for processing. In addition, time-synchronizations are also inevitable in order to capture an error signal between a reference signal and a distorted signal. This time-matching process may result in small synchronization errors which can further affect conventional PD schemes' linearization performance.
  • [0007]
    Moreover, conventional PD schemes necessitate coded in-phase (I) and quadrature (Q) channel signals in the baseband as the required ideal or reference signals. As a result, conventional PD schemes are often standard or modulation specific and must be closely tailored to each baseband system. Therefore, in order to deploy conventional PD schemes into base-stations, the PD engines must be embedded into the baseband architecture of base-stations. This embedment is a practical implementation challenge since it is frequently inconvenient or impossible to modify the baseband architectures of existing base-stations or base-station designs. Once the PD scheme is set up for a specific base-station design, it is often not reconfigurable and hence not upgradeable to future changes in standards or modulations. Furthermore, since traditional PD approaches require baseband I-Q signal sources to operate, they are inapplicable to certain RF systems that do not possess any baseband I-Q signal sources, such as repeater and indoor signal coverage sub-systems.
  • SUMMARY OF THE INVENTION
  • [0008]
    Accordingly, the present invention has been made in view of the above problems, and it is an object of the present invention to provide a high performance and cost effective method of power amplifier systems with high linearity and high efficiency for wideband communication system applications. The present disclosure enables a power amplifier system to be field reconfigurable and support multi-modulation schemes (modulation agnostic), multi-carriers and multi-channels.
  • [0009]
    To achieve the above objects, according to the present invention, the technique is generally based on the method of adaptive digital predistortion to linearize a power amplifier in the RF domain. Various embodiments of the invention are disclosed. In an embodiment, the combination of crest factor reduction, PD, power efficiency boosting techniques as well as a simple algorithm with spectrum monitoring are utilized within a PA system. In another embodiment, analog quadrature modulator compensation structure is also utilized to enhance performance.
  • [0010]
    Some embodiments of the present invention are able to monitor the fluctuation of the power amplifier characteristics and to self-adjust by means of a self-adaptation algorithm. One such self-adaptation algorithm presently disclosed is called a multi-directional search (MDS) algorithm, which is implemented in the digital domain.
  • [0011]
    Applications of the present invention are suitable for use with all wireless base-stations, access points, mobile equipment and wireless terminals, portable wireless devices, and other wireless communication systems such as microwave and satellite communications.
  • [0012]
    Appendix I is a glossary of terms used herein, including acronyms.
  • THE FIGURES
  • [0013]
    Further objects and advantages of the present invention can be more fully understood from the following detailed description taken in conjunction with the accompanying drawings in which:
  • [0014]
    FIG. 1 is a block diagram showing the basic form of a digital hybrid mode power amplifier system.
  • [0015]
    FIG. 2 is a block diagram showing a simple digital hybrid mode power amplifier system according to one embodiment of the present invention.
  • [0016]
    FIG. 3 is a block diagram showing polynomial based predistortion in a digital hybrid mode power amplifier system of the present invention.
  • [0017]
    FIG. 4 is a flow chart of the multi-directional search algorithm applied for self-adaptation predistortion in a digital hybrid mode power amplifier system of the present invention.
  • [0018]
    FIG. 5 is a block diagram showing a digital hybrid mode power amplifier system implemented with optional or alternative multi-channel digital input, DQM and UPC-based clipping restoration path according to another embodiment of the present invention.
  • [0019]
    FIG. 6 is a block diagram showing a digital hybrid mode power amplifier system implemented with DQM according to another embodiment of the present invention.
  • [0020]
    FIG. 7 is a block diagram showing a digital hybrid mode power amplifier system implemented with AQM according to another embodiment of the present invention.
  • [0021]
    FIG. 8 is a block diagram showing a digital hybrid mode power amplifier system implemented with DUC and UPC-based clipping error restoration path according to another embodiment of the present invention.
  • [0022]
    FIG. 9 is a block diagram showing a digital hybrid mode power amplifier system implemented with AQM and AQM-based clipping error restoration path according to another embodiment of the present invention.
  • [0023]
    FIG. 10 is a block diagram showing the analog quadrature modulator compensation structure.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0024]
    The present invention is a novel RF-in/RF-out PA system that utilizes an adaptive digital predistortion algorithm. The present invention is a hybrid system of digital and analog modules. The interplay of the digital and analog modules of the hybrid system both linearize the spectral regrowth and enhance the power efficiency of the PA while maintaining or increasing the wide bandwidth. The present invention, therefore, achieves higher efficiency and higher linearity for wideband complex modulation carriers.
  • [0025]
    FIG. 1 is a high level block diagram showing the basic system architecture which can be thought of, at least for some embodiments, as comprising digital and analog modules and a feedback path. The digital module is the digital predistortion controller 14 which comprises the PD algorithm, other auxiliary DSP algorithms, and related digital circuitries. The analog module is the main power amplifier 12, other auxiliary analog circuitries such as DPA, and related peripheral analog circuitries of the overall system. The present invention is a “black box”, plug-and-play type system because it accepts RF modulated signal 10 as its input, and provides a substantially identical but amplified RF signal 13 as its output, therefore, it is RF-in/RF-out. The feedback path essentially provides a representation of the output signal to the predistortion controller 14. The present invention is sometimes referred to as a digital hybrid mode power amplifier (DHMPA) system hereinafter.
  • [0026]
    FIG. 2. is a block diagram showing a simple digital hybrid mode power amplifier system according to one embodiment of the present invention. The embodiment in FIG. 2. is very similar to the architecture disclosed in U.S. patent application Ser. No. 11/799,239, incorporated here in by reference, except that (i) the RF modulated signal 10, VRF, only goes through the down converter 20, (ii) a digital multiplier 31 is used in lieu of analog multipliers, and (iii) the predistorted signal, Vp, is up-converted to IF band, then converted into an analog IF signal by DAC 30, and finally modulated into Vin RF signal by mixer 311 before being provided as an input to PA 12 for wireless transmission.
  • [0027]
    FIGS. 5-9 are block diagrams showing more sophisticated embodiments of DHMPA system, where like elements are indicated with like numerals. The five embodiments of FIGS. 5-9 apply crest factor reduction (CFR) prior to the PD with an adaptation algorithm in one digital processor, so as to reduce the PAPR, EVM and ACPR and compensate the memory effects and variation of the linearity due to the temperature changing of the PA. The digital processor can take nearly any form; for convenience, an FPGA implementation is shown as an example, but a general purpose processor is also acceptable in many embodiments. The CFR implemented in the digital module of the embodiments is based on the scaled iterative pulse cancellation presented in patent application US61/041,164, filed Mar. 31, 2008, entitled An Efficient Peak Cancellation Method For Reducing The Peak-To-Average Power Ratio In Wideband Communication Systems, incorporated herein by reference. The CFR is included to enhance performance and hence optional. The CFR can be removed from the embodiments without affecting the overall functionality.
  • [0028]
    FIG. 5 is a block diagram showing a DHMPA system according to one embodiment of the present invention (the “FIG. 5. System”). The FIG. 5. System has a dual mode of RF 500 and/or multi-carrier digital signal 505 at the input, and an RF signal at the output 510. The dual mode of signal input allows maximum flexibility: RF-in (the “RF-in Mode”) or baseband digital-in (the “Baseband-in Mode”). The FIG. 5. System comprises three key portions: a reconfigurable digital (hereinafter referred as “FPGA-based Digital”) module 515, a power amplifier module 520 and a feedback path 525.
  • [0029]
    The FPGA-based Digital part comprises a digital processor 530 (e.g. FPGA), digital-to-analog converters 535 (DACs), analog-to-digital converters 540 (ADCs), and a phase-locked loop (PLL) 545. Since the FIG. 5 System has a dual input mode, the digital processor has two paths of signal processing. For the RF signal input path, the digital processor has implemented a digital quadrature demodulator (DQDM), a CFR, a PD, and a digital quadrature modulator (DQM). For the baseband digital input path, a digital up-converter (DUC), CFR, PD, and a DQM are implemented.
  • [0030]
    The RF-in Mode of the FIG. 5. System has implemented a down converter (DNC) 550 prior to the FPGA-based Digital part and an ADC 540 prior to the FPGA. An analog down converted signal is provided to the FPGA-based Digital module and converted to a digital signal by the ADC 540. The digitally converted signal is demodulated by the DQDM to generate both real and imaginary signals and then PAPR of the signal is reduced by CFR. The peak reduced signal is predistorted to linearize the amplifier and is passed through a DQM to generate the real signal and then converted to an intermediate frequency (IF) analog signal by a DAC in the FPGA-based Digital part. However, it is not required in all embodiments to implement DQDM and DQM in the FPGA. If, as shown in FIGS. 7 and 9, a modulator and demodulator will not be used, then two ADC's 700 and 705 prior to the FPGA and two DAC's 710 and 715 behind the FPGA feeding AQM module 720 can be used to generate real and imaginary signals, respectively (the “AQM Implementation”). The embodiment of FIG. 9 differs from the embodiment of FIG. 7 by virtue of the addition of a clipping error restoration path, indicated by DAC's 900 and 905 together with second AQM logic 910, which feeds to the RF out signal in a manner similar to that shown in FIG. 5.
  • [0031]
    The Baseband-in Mode of FIG. 5. works slightly different from the RF-in Mode. Digital data streams from multi-channels as I-Q signals are coming to the FPGA-based Digital module and are digitally up-converted to digital IF signals by the DUC. From this point onwards, the Baseband-in Mode and RF-in Mode proceeds identically. These IF signals are then passed through the CFR block so as to reduce the signal's PAPR. This PAPR suppressed signal is digitally predistorted in order to pre-compensate for nonlinear distortions of the power amplifier.
  • [0032]
    In either input mode, the memory effects due to self-heating, bias networks, and frequency dependencies of the active device are compensated by the adaptation algorithm in the PD, as well. The coefficients of the PD are adapted by a narrowband feedback using a simple power detector in the feedback part as opposed to prior art predistortion techniques that use wideband feedback which requires a very high speed ADC. The predistorted signal is passed through a DQM in order to generate the real signal and then converted to an IF analog signal by the DAC 535 as shown. As disclosed above, the DQM is not required to be implemented in the FPGA, or at all, in all embodiments. If the DQM is not used in the FPGA, then the AQM Implementation can be implemented with two DACs to generate real and imaginary signals, respectively. The gate bias voltage 550 of the power amplifier is determined by the adaptation algorithm and then adjusted through the DACs 535 in order to stabilize the linearity fluctuations due to the temperature changes in the power amplifier. The PLL sweeps the local oscillation signal for the feedback part in order to, first, find the channel locations and then detect the adjacent channel power level or the adjacent channel power ratio (ACPR).
  • [0033]
    The power amplifier part comprises a UPC for a real signal (such as illustrated in the embodiments shown in FIGS. 5, 6, and 8), or an AQM for real and complex signals (such as depicted in the embodiments shown in FIGS. 7 and 9) from the FPGA-based Digital module, a high power amplifier with multi-stage drive amplifiers, and a temperature sensor. The predistorted baseband signals are up-converted by the UPC 555 and then amplified by the PA 560. In order to improve the efficiency performance of the DHMPA system, efficiency boosting techniques such as Doherty, Envelope Elimination and Restoration (EER), Envelope Tracking (ET), Envelope Following (EF), and Linear amplification using Nonlinear Components (LINC) can be used, depending upon the embodiment. These power efficiency techniques can be mixed and matched and are optional features to the fundamental DHMPA system. One such Doherty power amplifier technique is presented in commonly assigned U.S. Provisional Patent Application US60/925,577, filed Apr. 23, 2007, entitled N-Way Doherty Distributed Power Amplifier, incorporated herein by reference. To stabilize the linearity performance of the amplifier, the temperature of the amplifier is monitored by the temperature sensor and then the gate bias of the amplifier is controlled by the FPGA-based Digital part.
  • [0034]
    The feedback portion comprises a directional coupler, a mixer, a low pass filter (LPF), gain amplifiers and, a band pass filter (BPF), detectors (DETs). Depending upon the embodiment, these analog components can be mixed and matched with other analog components. Part of the RF output signal of the amplifier is sampled by the directional coupler and then down converted to an IF analog signal by the local oscillation signal in the mixer. The IF analog signal is passing through the LPF, the gain amplifier, and the BPF (e.g., surface acoustic wave filter) which can capture different frequency portions of out-of-band distortions. The output of the BPF is provided to the detector and then to the ADCs of the FPGA-based Digital module in order to determine the dynamic parameters of the PD depending on output power levels and asymmetrical distortions due to the memory effects. In addition, temperature is also detected by the DET 580 to calculate the variation of linearity and then adjust gate bias voltage of the PA. More details of the PD algorithm and self-adaptation feedback algorithm can be appreciated from FIG. 3, which shows a polynomial-based predistortion algorithm and from FIG. 4, which shows in flow diagram form as steps 401 through 410 a multi-directional search algorithm which can be used in some embodiments of the invention.
  • [0035]
    In the case of a strict EVM requirement for broadband wireless access such as WiMAX or other OFDM based schemes (EVM<2.5%), the CFR in the FPGA-based Digital part is only able to achieve a small reduction of the PAPR in order to meet the strict EVM specification. In general circumstances, this means the CFR's power efficiency enhancement capability is limited. In some embodiments of the present invention, a novel technique is included to compensate the in-band distortions from CFR by use of a “Clipping Error Restoration Path” 590, hence maximizing the DHMPA system power efficiency in those strict EVM environments. As noted above, the Clipping Error Restoration Path has an additional DAC 520 in the FPGA-based Digital portion and an extra UPC in the power amplifier part (see FIGS. 5. & 8). The Clipping Error Restoration Path can allow compensation of in-band distortions resulting from the CFR at the output of the power amplifier. Further, any delay mismatch between the main path and the Clipping Error Restoration Path can be aligned using digital delay in the FPGA.
  • [0036]
    FIG. 6. is a block diagram showing a DHMPA system implemented with DQM according to another embodiment of the present invention (the “FIG. 6 System”). It is identical to FIG. 5 System except that it does not have the Baseband-in Mode and the Clipping Error Restoration Path.
  • [0037]
    FIG. 7. is a block diagram showing a DHMPA system implemented with AQM according to another embodiment of the present invention (the “FIG. 7 System”). FIG. 7 System is similar to FIG. 6 System except that it has the AQM Implementation option discussed earlier. In addition, the digital processor of FIG. 7 System has implemented an analog quadrature demodulator corrector (AQDMC), a CFR, a PD, and an analog quadrature modulator corrector (AQMC).
  • [0038]
    In FIG. 7 System, the RF input signal is first down-converted to baseband digital signals, and then digitally up-converted to digital IF signals (−7.5 MHz, −2.5 MHz, 2.5 MHz, 7.5 MHz). If FIG. 7 System has a Baseband-in Mode, then the digital data streams from multi-channels would be digitally up-converted to digital IF signals (−7.5 MHz, −2.5 MHz, 2.5 MHz, 7.5 MHz) directly as they enter the digital processor. The CFR would then reduce the PAPR. The peak reduced signal is predistorted to linearize the DPA and is passing through two DACs for real and imaginary signals and finally through an AQM.
  • [0039]
    FIG. 10. is a block diagram showing the analog quadrature modulator compensation structure. The input signal is separated input an in-phase component XI and a quadrature component XQ. The analog quadrature modulator compensation structure comprises four real filters {g11, g12, g21, g22} and two DC offset compensation parameters c1, c2. The DC offsets in the AQM will be compensated by the parameters c1, c2. The frequency dependence of the AQM will be compensated by the filters {g11, g12, g21, g22}. The order of the real filters is dependent on the level of compensation required. The output signals YI and YQ will be presented to the AQM's in-phase and quadrature ports.
  • [0040]
    The configuration of the power amplifier part and the feedback part of FIG. 7 System are the same as FIG. 6 System.
  • [0041]
    FIG. 8. is a block diagram showing a DHMPA system implemented with DUC and the Clipping Error Restoration Path according to another embodiment of the present invention (the “FIG. 8 System”). FIG. 8 System is similar to FIG. 6 System except that it has the Clipping Error Restoration Path. In addition, the digital processor of FIG. 8 System has implemented a digital down converter (DDC), a CFR, a PD, and DUC.
  • [0042]
    In FIG. 8 System, the DNC frequency translates the RF signal into a low IF signal. The IF signal is then presented to the ADC whereupon it is digitally down-converted to baseband followed by CFR and PD. The output of the PD is a baseband signal which will then be digitally upconverted to an IF frequency and presented to the DAC. The output of the DAC is then further frequency translated to a RF frequency through the UPC. The configuration of the power amplifier part and the feedback part of FIG. 8 System are the same as FIG. 5 System.
  • [0043]
    FIG. 9. is a block diagram showing a DHMPA system implemented with AQM and AQM-based Clipping Error Restoration Path according to another embodiment of the present invention (the “FIG. 9 System”). FIG. 9 System is identical to FIG. 7 System except that FIG. 9 System has the Clipping Error Restoration Path. The Clipping Error Restoration Path in FIG. 9 System has two DACs in the FPGA-based Digital part and an AQM in lieu of the UPC in the power amplifier part (see FIGS. 5. & 8).
  • [0044]
    FIG. 3. is a block diagram showing a predistortion (PD) part in the DHMPA system of the present invention. The PD in the present invention generally utilizes an adaptive LUT-based digital predistortion system. More specifically, the PD illustrated in FIG. 3 and in embodiments disclosed from FIG. 5 to FIG. 9 are processed in the digital processor by an adaptive algorithm, presented in U.S. patent application Ser. No. 11/961,969, entitled A Method for Baseband Predistortion Linearization in Multi-Channel Wideband Communication Systems. The PD for the DHMPA system in FIG. 3. has multiple finite impulse response (FIR) filters, that is, FIR1 301, FIR2 303, FIR3 305, and FIR4 307. The PD also contains the third order product generation block 302, the fifth order product generation block 304, and the seventh order product generation block 306. The output signals from FIR filters are combined in the summation block 308. Coefficients for multiple FIR filters are updated by the MDS algorithm based on the adjacent channel power level or the ACPR as an evaluation function.
  • [0045]
    FIG. 4. is a flow chart of a method for compensating for the PD in the DHMPA system of the present invention. It is the self-adaptation feedback part of the DHMPA system that utilizes the MDS algorithm. Operation of the predistortion compensating apparatus of FIG. 3 may be described with reference to this flow chart.
  • [0046]
    For purposes of simplicity, but not by way of limitation, WCDMA has been used as an example to illustrate the self-adaptation feedback part and the MDS algorithm. The present invention is by no means limited to WCDMA, since the present invention is standard and modulation agnostic. In WCDMA applications, 12 WCDMA channels are detected first by sweeping PLL in the feedback part (401) in order to search the activated and deactivated channels. Once channel locations are searched (402), the feedback part detects adjacent channel power level or ACPR (especially 5 MHz offset components) again by sweeping PLL (403). Then initialize predistortion and apply the MDS algorithm as follows:
  • [0047]
    At any iteration k, evaluate each coefficients set, then find the optimum set, a0 k (404)
  • [0048]
    Rotation 405: rotate a0 k and evaluate. If min{f(ari k), i=1, . . . , n}<f(a0 k) is achieved (406), then go to the Expansion 407; or else go to Contraction 409.
  • [0049]
    Expansion 407: expand ari k and evaluate. If min{f(aei k), i=1, . . . , n}<min{f(ari k), i=1, . . . , n} is achieved (408), then set a0 k=aei k; or else set a0 k=ari k and go to (1)
  • [0050]
    Contraction 409: contract a0 k, evaluate, and set a0 k=aci k, then go to (1)
  • [0051]
    where, a is a vector of coefficients for multiple FIR filters, and f is the evaluation function, which is the adjacent channel power level or the ACPR.
  • [0052]
    The algorithm stops if the evaluation function is less than the minimum target value (410). This MDS algorithm is elegantly simple to be implemented.
  • [0053]
    In summary, the DHMPA system of the present invention could enhance the performance for the efficiency and linearity more effectively since the DHMPA system is able to implement CFR, DPD and adaptation algorithm in one digital processor, which subsequently saves hardware resources and processing time. The DHMPA system is also reconfigurable and field-programmable since the algorithms and power efficiency enhancing features can be adjusted like software in the digital processor at anytime.
  • [0054]
    Furthermore, since the DHMPA system accepts RF modulated signal as input, it is not necessary to use the coded I and Q channel signals in the baseband. Therefore, the performance of wireless base-station systems can be enhanced simply by replacing the existing PA modules with the DHMPA. The present invention allows a “plug and play” PA system solution such that existing base-station systems do not need to modify their structures and/or rebuild a new set of signal channels in order to benefit from high efficiency and high linearity PA system performance.
  • [0055]
    Moreover, the DHMPA system is agnostic to modulation schemes such as QPSK, QAM, OFDM, etc. in CDMA, GSM, WCDMA, CDMA2000, and wireless LAN systems. This means that the DHMPA system is capable of supporting multi-modulation schemes, multi-carriers and multi-channels. Other benefits of the DHMPA system includes correction of PA non-linearities in repeater or indoor coverage systems that do not have the necessary baseband signals information readily available.
  • [0056]
    Although the present invention has been described with reference to the preferred embodiments, it will be understood that the invention is not limited to the details described thereof. Various substitutions and modifications have been suggested in the foregoing description, and others will occur to those of ordinary skill in the art. Therefore, all such substitutions and modifications are intended to be embraced within the scope of the invention as defined in the appended claims.
  • APPENDIX I Glossary of Terms
  • [0000]
    • ACLR Adjacent Channel Leakage Ratio
    • ACPR Adjacent Channel Power Ratio
    • ADC Analog to Digital Converter
    • AQDM Analog Quadrature Demodulator
    • AQM Analog Quadrature Modulator
    • AQDMC Analog Quadrature Demodulator Corrector
    • AQMC Analog Quadrature Modulator Corrector
    • BPF Bandpass Filter
    • CDMACode Division Multiple Access
    • CFR Crest Factor Reduction
    • DAC Digital to Analog Converter
    • DET Detector
    • DHMPA Digital Hybrid Mode Power Amplifier
    • DDC Digital Down Converter
    • DNC Down Converter
    • DPA Doherty Power Amplifier
    • DQDM Digital Quadrature Demodulator
    • DQM Digital Quadrature Modulator
    • DSP Digital Signal Processing
    • DUC Digital Up Converter
    • EER Envelope Elimination and Restoration
    • EF Envelope Following
    • ET Envelope Tracking
    • EVM Error Vector Magnitude
    • FFLPA Feedforward Linear Power Amplifier
    • FIR Finite Impulse Response
    • FPGA Field-Programmable Gate Array
    • GSM Global System for Mobile communications
    • I-Q In-phase/Quadrature
    • IF Intermediate Frequency
    • LINC Linear Amplification using Nonlinear Components
    • LO Local Oscillator
    • LPF Low Pass Filter
    • MCPA Multi-Carrier Power Amplifier
    • MDS Multi-Directional Search
    • OFDM Orthogonal Frequency Division Multiplexing
    • PA Power Amplifier
    • PAPR Peak-to-Average Power Ratio
    • PD Digital Baseband Predistortion
    • PLL Phase Locked Loop
    • QAM Quadrature Amplitude Modulation
    • QPSK Quadrature Phase Shift Keying
    • RF Radio Frequency
    • SAW Surface Acoustic Wave Filter
    • UMTS Universal Mobile Telecommunications System
    • UPC Up Converter
    • WCDMA Wideband Code Division Multiple Access
    • WLAN Wireless Local Area Network
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4638248 *Jun 10, 1985Jan 20, 1987Massachusetts Institute Of TechnologyMethods and apparatus for measuring relative gain and phase of voltage input signals versus voltage output signals
US4700151 *Mar 19, 1986Oct 13, 1987Nec CorporationModulation system capable of improving a transmission system
US4929906 *Jan 23, 1989May 29, 1990The Boeing CompanyAmplifier linearization using down/up conversion
US5049832 *Apr 20, 1990Sep 17, 1991Simon Fraser UniversityAmplifier linearization by adaptive predistortion
US5121412 *Jan 3, 1989Jun 9, 1992Motorola, Inc.All-digital quadrature modulator
US5132639 *Feb 8, 1991Jul 21, 1992Ortel CorporationPredistorter for linearization of electronic and optical signals
US5396190 *Mar 30, 1994Mar 7, 1995Mitsubishi Denki Kabushiki KaishaCircuit for compensating for nonlinear distortion in transmit power amplifier
US5486789 *Feb 28, 1995Jan 23, 1996Motorola, Inc.Apparatus and method for providing a baseband digital error signal in an adaptive predistorter
US5579342 *Sep 22, 1994Nov 26, 1996Her Majesty The Queen In Right Of Canada As Represented By The Minister Of CommunicationsPre-compensated frequency modulation (PFM)
US5675287 *Feb 12, 1996Oct 7, 1997Motorola, Inc.Digital DC correction circuit for a linear transmitter
US5678198 *May 15, 1995Oct 14, 1997Southwestern Bell Technology Resources, Inc.System for controlling signal level at both ends of a transmission link, based upon a detected value
US5732333 *Feb 14, 1996Mar 24, 1998Glenayre Electronics, Inc.Linear transmitter using predistortion
US5757229 *Jun 28, 1996May 26, 1998Motorola, Inc.Bias circuit for a power amplifier
US5920808 *Dec 12, 1996Jul 6, 1999Glenayre Electronics, Inc.Method and apparatus for reducing key-up distortion by pre-heating transistors
US5936464 *Nov 3, 1997Aug 10, 1999Motorola, Inc.Method and apparatus for reducing distortion in a high efficiency power amplifier
US5937011 *Mar 26, 1996Aug 10, 1999Airnet Communications Corp.Multi-carrier high power amplifier using digital pre-distortion
US5949283 *Jun 29, 1998Sep 7, 1999SpectrianAdaptive digital predistortion linearization and feed-forward correction of RF power amplifier
US5959499 *Sep 30, 1997Sep 28, 1999Motorola, Inc.Predistortion system and method using analog feedback loop for look-up table training
US5963549 *Dec 10, 1997Oct 5, 1999L-3 Communications CorporationFixed wireless loop system having baseband combiner predistortion summing table
US6054896 *Dec 17, 1998Apr 25, 2000Datum Telegraphic Inc.Controller and associated methods for a linc linear power amplifier
US6091941 *Nov 16, 1998Jul 18, 2000Fujitsu LimitedRadio apparatus
US6141390 *Nov 6, 1997Oct 31, 2000Glenayre Electronics, Inc.Predistortion in a linear transmitter using orthogonal kernels
US6240144 *Aug 6, 1999May 29, 2001Samsung Electronics Co., Ltd.Apparatus and method of linearizing a power amplifier in a mobile radio communication system
US6242979 *Feb 23, 2000Jun 5, 2001Motorola, Inc.Linearization using parallel cancellation in linear power amplifier
US6246286 *Oct 26, 1999Jun 12, 2001Telefonaktiebolaget Lm EricssonAdaptive linearization of power amplifiers
US6246865 *Feb 4, 1997Jun 12, 2001Samsung Electronics Co., Ltd.Device and method for controlling distortion characteristic of predistorter
US6315189 *Oct 13, 1999Nov 13, 2001Texas Instruments IncorporatedSemiconductor package lead plating method and apparatus
US6424225 *Nov 27, 2000Jul 23, 2002Conexant Systems, Inc.Power amplifier circuit for providing constant bias current over a wide temperature range
US6430402 *Sep 14, 1998Aug 6, 2002Conexant Systems, Inc.Power amplifier saturation prevention method, apparatus, and communication system incorporating the same
US6512417 *May 11, 2001Jan 28, 2003Nortel Networks LimitedLinear amplifier arrangement
US6552609 *Feb 15, 2001Apr 22, 2003Fujitsu LimitedSignal distortion compensating apparatus and method
US6552634 *Oct 2, 2000Apr 22, 2003Frederick Herbert RaabWideband, minimum-rating filters and multicouplers for power amplifiers
US6566944 *Feb 21, 2002May 20, 2003Ericsson Inc.Current modulator with dynamic amplifier impedance compensation
US6639463 *Aug 24, 2000Oct 28, 2003Lucent Technologies Inc.Adaptive power amplifier system and method
US6639466 *Jun 11, 2002Oct 28, 2003Anadigics Inc.Amplifier bias adjustment circuit to maintain high-output third-order intermodulation distortion performance
US6677870 *Feb 21, 2002Jan 13, 2004Solid Technologies, Inc.Device and method for compensating for nonlinearity of power amplifier with predistortion in IF band
US6697436 *Jun 19, 2000Feb 24, 2004Pmc-Sierra, Inc.Transmission antenna array system with predistortion
US6703897 *Dec 26, 2001Mar 9, 2004Nortel Networks LimitedMethods of optimising power amplifier efficiency and closed-loop power amplifier controllers
US6741663 *Oct 27, 2000May 25, 2004Nokia CorporationLinearization method for amplifier, and amplifier arrangement
US6751447 *Dec 30, 1999Jun 15, 2004Samsung Electronics Cop., Ltd.Adaptive digital pre-distortion circuit using output reference signal and method of operation
US6794931 *Feb 19, 2001Sep 21, 2004Andrew CorporationSwitched amplifier
US6963242 *Jul 31, 2003Nov 8, 2005Andrew CorporationPredistorter for phase modulated signals with low peak to average ratios
US6983025 *Apr 11, 2001Jan 3, 2006Tropian, Inc.High quality power ramping in a communications transmitter
US6985704 *May 1, 2002Jan 10, 2006Dali YangSystem and method for digital memorized predistortion for wireless communication
US7031749 *Mar 22, 2000Apr 18, 2006Nec CorporationSoftware portable telephone
US7035345 *Jun 8, 2001Apr 25, 2006Polyvalor S.E.C.Adaptive predistortion device and method using digital receiver
US7042287 *Jul 23, 2003May 9, 2006Northrop Grumman CorporationSystem and method for reducing dynamic range and improving linearity in an amplication system
US7061314 *Dec 15, 2003Jun 13, 2006Youngwoo KwonHigh linearity doherty communication amplifier with phase control
US7064606 *Mar 5, 2004Jun 20, 2006Andrew CorporationHigh efficiency amplifier and method of designing same
US7068984 *Jun 15, 2001Jun 27, 2006Telefonaktiebolaget Lm Ericsson (Publ)Systems and methods for amplification of a communication signal
US7103329 *Oct 25, 2001Sep 5, 2006Rockwell Collins, Inc.Adaptive feedback channel for radio frequency power amplifiers
US7104310 *Dec 27, 2004Sep 12, 2006Hunter Automated Machinery CorporationMold making machine with separated safety work zones
US7109792 *Sep 17, 2003Sep 19, 2006Andrew CorporationTable-based pre-distortion for amplifier systems
US7158765 *Jul 31, 2001Jan 2, 2007Agere Systems, Inc.Method and apparatus for controlling power of a transmitted signal
US7193471 *Sep 14, 2006Mar 20, 2007Renesas Technology Corp.High frequency power amplifier circuit and radio communication system
US7193472 *Feb 28, 2005Mar 20, 2007Mitsubishi Denki Kabushiki KaishaPower amplifier
US7248642 *Feb 5, 2002Jul 24, 2007Andrew CorporationFrequency-dependent phase pre-distortion for reducing spurious emissions in communication networks
US7259630 *Jul 23, 2003Aug 21, 2007Andrew CorporationElimination of peak clipping and improved efficiency for RF power amplifiers with a predistorter
US7301402 *Nov 17, 2005Nov 27, 2007Freescale Semiconductor, Inc.Soft saturation detection for power amplifiers
US7321636 *May 9, 2002Jan 22, 2008Magnolia Broadband Inc.Communication device with smart antenna using a quality-indication signal
US7372918 *Sep 30, 2004May 13, 2008Infineon Technologies AgTransmission device with adaptive digital predistortion, transceiver with transmission device, and method for operating a transmission device
US7409007 *Sep 14, 1999Aug 5, 2008Lucent Technologies Inc.Method and apparatus for reducing adjacent channel power in wireless communication systems
US7493094 *Apr 20, 2005Feb 17, 2009Micro Mobio CorporationMulti-mode power amplifier module for wireless communication devices
US7593710 *Aug 30, 2001Sep 22, 2009Ipg Electronics 504 LimitedMethod and a device for controlling amplification of a signal emitted by a mobile terminal and increasing the autonomy of the mobile terminal
US7702300 *Jul 12, 2007Apr 20, 2010Panasonic CorporationEnvelope modulator saturation detection using a DC-DC converter
US7826810 *Nov 2, 2010Harris CorporationMultiband radio with transmitter output power optimization
US8213884 *Jul 3, 2012Dali System Co. Ltd.Baseband-derived RF digital predistortion
US8509347 *Feb 24, 2012Aug 13, 2013Dali Systems Co. Ltd.Method and system for baseband predistortion linearization in multi-channel wideband communication systems
US20020080891 *Dec 21, 2001Jun 27, 2002Lg ElectronicsBase station transmitter having digital predistorter and predistortion method thereof
US20020097085 *Oct 30, 2001Jul 25, 2002Shawn StapletonHigh efficiency power amplifier systems and methods
US20020101938 *Jun 15, 2001Aug 1, 2002Masato HoraguchiPredistortion type distortion compensation apparatus
US20020158689 *Jun 18, 2002Oct 31, 2002Thales Broadcast & Multimedia, Inc.Controller-based radio frequency amplifier module and method
US20030095608 *Nov 16, 2001May 22, 2003Koninklijke Philips Electronics N.V.Transmitter with transmitter chain phase adjustment on the basis of pre-stored phase information
US20030179829 *Mar 19, 2002Sep 25, 2003Motorola, Inc.Method and apparatus using base band transformation to improve transmitter performance
US20030179830 *Mar 25, 2002Sep 25, 2003Eidson Donald B.Efficient, high fidelity transmission of modulation schemes through power-constrained remote relay stations by local transmit predistortion and local receiver feedback
US20040017859 *Nov 12, 2002Jan 29, 2004Sills James A.Transmitter with limited spectral regrowth and method therefor
US20040032912 *Aug 8, 2003Feb 19, 2004Andrew CorporationLinearization of amplifiers using baseband detection and non-baseband pre-distortion
US20040105509 *Dec 2, 2002Jun 3, 2004Mcgowan Neil N.Digitally convertible radio
US20040212428 *Oct 15, 2003Oct 28, 2004Takayoshi OdeDistortion compensation device
US20050059360 *Sep 16, 2003Mar 17, 2005Andrew Corporation, A Delaware CorporationCompensation of filters in radio transmitters
US20050079834 *Nov 30, 2004Apr 14, 2005Toru ManiwaTable reference type predistorter
US20050171444 *Dec 8, 2004Aug 4, 2005Nihon Kohden CorporationVital sign telemeter
US20050262498 *May 20, 2004Nov 24, 2005Ferguson Alan LSystems and methods for remotely modifying software on a work machine
US20060012426 *Jul 14, 2004Jan 19, 2006Raytheon CompanyPerforming remote power amplifier linearization
US20060012427 *Jul 14, 2004Jan 19, 2006Raytheon CompanyEstimating power amplifier non-linearity in accordance with memory depth
US20060141957 *Dec 23, 2004Jun 29, 2006Georg FischerControlling Q-factor of filters
US20060214729 *Mar 9, 2006Sep 28, 2006Tomio FuruyaHigh frequency power amplifier circuit
US20060270366 *May 24, 2005Nov 30, 2006Dmitriy RozenblitDual voltage regulator for a supply voltage controlled power amplifier in a closed power control loop
US20070075780 *Oct 5, 2005Apr 5, 2007Enver KrvavacApparatus and method for adaptive biasing of a Doherty amplifier
US20070241812 *Apr 30, 2007Oct 18, 2007Dali Systems Co. Ltd.High efficiency linearization power amplifier for wireless communication
US20070264947 *May 10, 2006Nov 15, 2007Dmitriy RozenblitSystem and method for saturation detection and compensation in a polar transmitter
US20080240286 *Feb 5, 2008Oct 2, 2008Innofidei, Inc.Signal transmission system, method and apparatus
US20090013317 *Jul 2, 2007Jan 8, 2009Airnet Communications CorporationSoftware Management for Software Defined Radio in a Distributed Network
US20090088093 *Nov 16, 2007Apr 2, 2009Nokia CorporationSignal predistortion in radio transmitter
US20090213972 *Apr 17, 2008Aug 27, 2009Jaako MaunukselaApparatus and method to adjust a phase and frequency of a digital signal
US20100271957 *Oct 28, 2010Dali Systems Co. Ltd.Remotely Reconfigurable Power Amplifier System and Method
US20120147993 *Feb 24, 2012Jun 14, 2012Dali Systems Co. Ltd. M&C Corporate ServicesMethod and system for baseband predistortion linearization in multi-channel wideband communication systems
US20120230382 *May 25, 2012Sep 13, 2012Dali Systems Co., Ltd.Systems and methods for providing integrated financial calculations and action plans
US20130214861 *Feb 25, 2013Aug 22, 2013Dali Systems Co. Ltd.Baseband-derived rf digital predistortion
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7706744 *May 26, 2005Apr 27, 2010Wireless Extenders, Inc.Wireless repeater implementing low-level oscillation detection and protection for a duplex communication system
US8274332Sep 25, 2012Dali Systems Co. Ltd.N-way Doherty distributed power amplifier with power tracking
US8340210Dec 25, 2012Samsung Electronics Co., Ltd.Apparatus and method for crest factor reduction architecture
US8401499Mar 19, 2013Dali Systems Co. Ltd.Baseband-derived RF digital predistortion
US8446979May 21, 2013Pmc-Sierra, Inc.Predistortion with integral crest-factor reduction and reduced observation bandwidth
US8457246Jun 4, 2013Samsung Electronics Co., LtdApparatus and method for envelope tracking power amplifier in wireless communication system
US8462660 *Oct 26, 2012Jun 11, 2013Huawei Technologies Co., Ltd.Carrier bearing method and device, and radio remote unit
US8536943 *Feb 3, 2012Sep 17, 2013Telefonaktiebolaget Lm Ericsson (Publ)Selective narrowband feedback for a digital predistorter
US8548403Feb 25, 2013Oct 1, 2013Dali Systems Co., Ltd.Baseband-derived RF digital predistortion
US8618883Jul 20, 2012Dec 31, 2013Dali Systems Co. Ltd.N-way doherty distributed power amplifier with power tracking
US8680833 *May 8, 2009Mar 25, 2014Nujira LimitedModulated supply stage with feedback to switched supply
US8750416 *Apr 6, 2012Jun 10, 2014Broadcast ElectronicsCompensating for a radio frequency amplifier
US8774258 *Apr 3, 2012Jul 8, 2014Fujitsu LimitedPAPR (peak-to-average power ratio) determining device and communication device
US8804870 *Dec 21, 2010Aug 12, 2014Dali Systems Co. Ltd.Modulation agnostic digital hybrid mode power amplifier system and method
US8824595Sep 6, 2013Sep 2, 2014Dali Systems Co. Ltd.High efficiency, remotely reconfigurable remote radio head unit system and method for wireless communications
US8855234May 3, 2013Oct 7, 2014Dali Systems Co. Ltd.Method and system for baseband predistortion linearization in multi-channel wideband communications systems
US8892176 *Sep 28, 2010Nov 18, 2014Samsung Electronics Co., Ltd.Apparatus and method for reducing power consumption in multi antenna system
US8897842 *Oct 10, 2013Nov 25, 2014Samsung Electronics Co., Ltd.Apparatus and method for reducing power consumption in multi antenna system
US8908798Dec 28, 2012Dec 9, 2014Lsi CorporationHybrid digital/analog power amplifier
US9024690 *Jul 11, 2011May 5, 2015Rpx Clearinghouse LlcAmplifier linearization using non-standard feedback
US9026067Apr 26, 2010May 5, 2015Dali Systems Co. Ltd.Remotely reconfigurable power amplifier system and method
US9048797Jul 18, 2014Jun 2, 2015Dali Systems Co. Ltd.High efficiency, remotely reconfigurable remote radio head unit system and method for wireless communications
US9179321Aug 8, 2013Nov 3, 2015Axell Wireless Ltd.Digital capacity centric distributed antenna system
US9184703Nov 22, 2013Nov 10, 2015Dali Systems Co. Ltd.N-way doherty distributed power amplifier with power tracking
US9246731Sep 8, 2014Jan 26, 2016Dali Systems Co. Ltd.Method and system for baseband predistortion linearization in multi-channel wideband communication systems
US9367828Nov 26, 2013Jun 14, 2016Commscope Technologies LlcForward-path digital summation in digital radio frequency transport
US9385797Nov 26, 2013Jul 5, 2016Commscope Technologies LlcFlexible, reconfigurable multipoint-to-multipoint digital radio frequency transport architecture
US9391729Nov 29, 2011Jul 12, 2016Telefonaktiebolaget L M Ericsson (Publ)Method and apparatus for monitoring performance, and remote radio unit
US20050272367 *May 26, 2005Dec 8, 2005Rodgers Michael WWireless repeater implementing low-level oscillation detection and protection for a duplex communication system
US20100176885 *Oct 21, 2009Jul 15, 2010Dali System Co. Ltd.N-Way Doherty Distributed Power Amplifier with Power Tracking
US20100271957 *Oct 28, 2010Dali Systems Co. Ltd.Remotely Reconfigurable Power Amplifier System and Method
US20110058601 *Sep 7, 2010Mar 10, 2011Samsung Electronics Co., Ltd.Apparatus and method for envelope tracking power amplifier in wireless communication system
US20110077059 *Mar 31, 2011Samsung Electronics Co. Ltd.Apparatus and method for reducing power comsumption in multi antenna system
US20110156815 *Jun 30, 2011Dali Systems Co., Ltd.Modulation agnostic digital hybrid mode power amplifier system and method
US20110234182 *May 8, 2009Sep 29, 2011Nujira LimitedModulated supply stage with feedback to switched supply
US20120250749 *Apr 3, 2012Oct 4, 2012Fujitsu LimitedPapr (peak-to-average power ratio) determining device and communication device
US20120281786 *Apr 6, 2012Nov 8, 2012Brian LindemannCompensating for a Radio Frequency Amplifier
US20140038673 *Oct 10, 2013Feb 6, 2014Samsung Electronics Co., Ltd.Apparatus and method for reducing power comsumption in multi antenna system
US20140125416 *Jul 11, 2011May 8, 2014Rockstar Consortium Us LpAmplifier Linearization Using Non-Standard Feedback
US20150010110 *Jul 21, 2014Jan 8, 2015Dali Systems Co. Ltd.Modulation agnostic digital hybrid mode power amplifier system and method
US20150023239 *Oct 6, 2014Jan 22, 2015Samsung Electronics Co., Ltd.Apparatus and method for reducing power comsumption in multi antenna system
US20150341868 *Oct 14, 2013Nov 26, 2015Zte CorporationPower adjustment method and apparatus based on low delay power detection before dpd
US20160065400 *Aug 26, 2015Mar 3, 2016Lockheed Martin CorporationAdaptive linearizer
CN103999386A *Nov 29, 2011Aug 20, 2014爱立信(中国)通信有限公司Method and apparatus for monitoring performance, and remote radio unit
WO2011028077A2 *Sep 7, 2010Mar 10, 2011Samsung Electronics Co., Ltd.Apparatus and method for envelope tracking power amplifier in wireless communication system
WO2011028077A3 *Sep 7, 2010Jul 14, 2011Samsung Electronics Co., Ltd.Apparatus and method for envelope tracking power amplifier in wireless communication system
WO2011084790A2 *Dec 21, 2010Jul 14, 2011Sei-Joo JangFlexible wireless network system and method of use
WO2011084790A3 *Dec 21, 2010Oct 27, 2011Sei-Joo JangFlexible wireless network system and method of use
WO2011132958A3 *Apr 21, 2011Feb 2, 2012Samsung Electronics Co., Ltd.Apparatus and method for crest factor reduction architecture
WO2014168369A1 *Apr 1, 2014Oct 16, 2014Samsung Electronics Co., Ltd.Apparatus and method for digital pre-distortion in wireless communication system
WO2015177757A1 *May 22, 2015Nov 26, 2015Teko Telecom S.R.L.Power amplification system for radiofrequency communications
Classifications
U.S. Classification330/291
International ClassificationH03F1/32
Cooperative ClassificationH03F2200/129, H03F2201/3227, H03F2200/451, H03F2201/3233, H03F3/24, H03F2201/3224, H03F1/3247, H03F3/20, H03F3/19, H03F1/3258
European ClassificationH03F1/32P2, H03F3/24
Legal Events
DateCodeEventDescription
Aug 7, 2008ASAssignment
Owner name: DALI SYSTEMS CO. LTD., CAYMAN ISLANDS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, WAN JONG;CHO, KYOUNG JOON;STAPLETON, SHAWN PATRICK;AND OTHERS;REEL/FRAME:021359/0338
Effective date: 20080710